AM29BDD160G datasheet(48/80 Pages) AMD

48 / 80 page

Am29BDD160G

DYB = Dynamic Protection Bit

OW = Address (A5–A0) is (011X10). PPB = Persistent Pro-

tection Bit

PWA = Password Address. A0 selects between the low and

high 32-bit portions of the 64-bit Password

PWD = Password Data. Must be written over two cycles.

PL = Password Protection Mode Lock Address (A5–A0) is

(001X10)

RD(0) = Read Data DQ0 protection indicator bit. If pro-

tected, DQ0= 1, if unprotected, DQ0 = 0.

RD(1) = Read Data DQ1 protection indicator bit. If pro-

tected, DQ1 = 1, if unprotected, DQ1 = 0.

SA = Sector Address where security command applies.

Address bits A18:A11 uniquely select any sector.

SL = Persistent Protection Mode Lock Address (A5–A0)

is (010X10)

WP = PPB Address (A5–A0) is (111X10)

X = Don’t care

PPMLB = Password Protection Mode Locking Bit

SPMLB = Persistent Protection Mode Locking Bit

1. See Table 1 for description of bus operations.

2. All values are in hexadecimal.

3. Shaded cells in table denote read cycles. All other cycles

are write operations.

4. During unlock cycles, (lower address bits are 555 or

2AAh as shown in table) address bits higher than A11

(except where BA is required) and data bits higher than

DQ7 are don’t cares.

5. The reset command returns the device to reading the ar-

ray.

6. The fourth cycle programs the addressed locking bit. The

fifth and sixth cycles are used to validate whether the bit

has been fully programmed. If DQ0 (in the sixth cycle)

reads 0, the program command must be issued and vil-

ified again.

7. Data is latched on the rising edge of WE#.

8. The entire four bus-cycle sequence must be entered for

each portion of the password.

9. The fourth cycle erases all PPBs. The fifth and sixth cy-

cles are used to validate whether the bits have been fully

erased. If DQ0 (in the sixth cycle) reads 1, the erase

command must be issued and verified again.

10. Before issuing the erase command, all PPBs should be

programmed in order to prevent over-erasure of PPBs.

11. In the fourth cycle, 00h indicates PPB set; 01h indicates

PPB not set.

12. The status of additional PPBs and DYBs may be read (fol-

lowing the fourth cycle) without reissuing the entire

command sequence.

DYB Status (12)

555

2AA

(BA)

555

RD(0)

PPMLB Program

(5,6)

555

2AA

555

RD(0)

PPMLB Status (5)

555

2AA

555

RD(0)

SPMLB Program

(5, 6)

555

2AA

555

RD(0)

SPMLB Status (5)

555

2AA

555

RD(0)

Table 20. Sector Protection Command Definitions (x32 Mode) (Sheet 2 of 2)

AM29BDD160G Datasheet(PDF) 48 Page - Advanced Micro Devices

AM29BDD160G Datasheet(HTML) 48 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL