Electronic Components Datasheet Search
  English  ▼

X  

AM29BDD160G Datasheet(PDF) 63 Page - Advanced Micro Devices

Part # AM29BDD160G
Description  16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDD160G Datasheet(HTML) 63 Page - Advanced Micro Devices

Back Button AM29BDD160G Datasheet HTML 59Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 60Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 61Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 62Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 63Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 64Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 65Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 66Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 67Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 80 page
background image
Am29BDD160G
61
AC CHARACTERISTICS
Burst Mode Read
Note: See Product Selector Guide for minimum initial clock delay prior to initial valid data. t
IACC may also be calculated using the following
formula: t
IACC = (clock delays) x (clock period) + tBACC.
Parameter
Description
Speed Options
Unit
JEDEC
Std.
54D
64C
65A
tIACC
Asynchronous Access Time ADV# Valid
Clock to Output Delay (See Note)
Max
54
64
67
ns
tBACC
Burst Access Time Valid Clock to Output
Delay
Max
9 FBGA
9.5 PQFP
10 FBGA
10 PQFP
17
ns
tADVCS
ADV# Setup Time to Rising (Falling)
Edge of CLK
Min
4
5
7
ns
tADVCH ADV# Hold Time
Min
2
ns
tADVP
ADV# Pulse Width
Min
15
15
18
ns
tBDH
Data Hold Time from Next Clock Cycle
Max
4
ns
tDVCH Valid Data Hold from CLK
Min
2
3
3
ns
tDIND
CLK to Valid IND/WAIT#
Max
9 FBGA
9.5 PQFP
10 FBGA
10 PQFP
17
ns
tINDH
IND/WAIT# Hold from CLK
Min
2
3
3
ns
tIACC
CLK to Valid Data Out, Initial Burst
Access
Max
54
60
68
ns
tCLK
CLK Period
Min
15
18
25
ns
Max
60
tCR
CLK Rise Time
Max
3
ns
tCF
CLK Fall Time
Max
3
ns
tCH
CLK High Time
Min
2.5
2.5
3
ns
tCL
CLK Low Time
Min
2.5
2.5
3
ns
tDS
Data Setup to WE# Rising Edge
Min
15
15
16
ns
tDH
Data Hold from WE# Rising Edge
Min
2
ns
tAS
Address Setup to Falling Edge of WE#
Min
0
ns
tAH
Address Hold from Falling Edge of WE#
Min
25
30
33
ns
tCS
CE# Setup Time
Min
3
ns
tCH
CE# Hold Time
Min
3
ns
tACS
Address Setup Time to CLK (See Note)
Min
5
6
7
ns
tACH
Address Hold Time from ADV# Rising
Edge (See Note)
Min
1
2
2
ns
tOE
Output Enable to Output Valid
Max
20
ns
tDF
tOEZ
Output Enable to Output High Z
Min
2
3
3
ns
Max
10
15
17
tEHQZ
tCEZ
Chip Enable to Output High Z
Max
10
15
17
ns
tCES
CE# Setup Time to Clock
Min
4
5
6
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com