Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SCD1284 Datasheet(PDF) 114 Page - Intel Corporation

Part # SCD1284
Description  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 Datasheet(HTML) 114 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 110Page - Intel Corporation SCD1284 Datasheet HTML 111Page - Intel Corporation SCD1284 Datasheet HTML 112Page - Intel Corporation SCD1284 Datasheet HTML 113Page - Intel Corporation SCD1284 Datasheet HTML 114Page - Intel Corporation SCD1284 Datasheet HTML 115Page - Intel Corporation SCD1284 Datasheet HTML 116Page - Intel Corporation SCD1284 Datasheet HTML 117Page - Intel Corporation SCD1284 Datasheet HTML 118Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 176 page
background image
CD1284 — IEEE 1284-Compatible Parallel Interface Controller
114
Datasheet
Virtual Registers — Serial
7.2.1
Modem Interrupt Status Register
The MISR provides the status regarding a modem service request. If the modem-signal change
detections (zero-to-one or one-to-zero transition) are enabled in MCOR1 or MCOR2, the change
causes a service request and the changed signal is flagged in this register.
7.2.2
Modem Interrupt Vector Register
The value in this register is placed on the data bus, DB[7:0], when SVCACKM* is activated in
response to an active SVCREQM*. See Section 7.4.6 on page 128 for more details on the LIVR.
Register Name: MISR
Register Description: Modem Interrupt Status
Access: Read only
8-Bit Hex Address: 4C
Default Value: 00
Bit 7Bit 6
Bit 5
Bit 4Bit 3Bit 2Bit 1Bit 0
DSRch
CTSch
RIch
CDch
0000
Bit
Description
7
Data Set Ready Change: An enabled transition on the Data Set Ready signal causes this bit to be set and a
modem service request posted.
6
Clear To Send Change: An enabled transition on the Clear To Send signal causes this bit to be set and a
modem service request posted.
5
Ring Indicator Change: An enabled transition on the Ring Indicator signal causes this bit to be set and a
modem service request posted.
4
Carrier Detect Change: An enabled transition on the Carrier Detect signal causes this bit to be set and a
modem service request posted.
3:0
These read-only bits always return ‘0’.
Register Name: MIVR
Register Description: Modem Interrupt Vector
Access: Read only
8-Bit Hex Address: 41
Default Value: 00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
X
XXX
X
IT2
IT1
IT0
IT2
IT1
IT0
Description
0
0
0
No modem interrupts.
0
0
1
Group 1: Modem signal change service request.
01
0
Invalid.
ll
l
11
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com