Electronic Components Datasheet Search
  English  ▼

X  

AFD4400 Datasheet(PDF) 62 Page - NXP Semiconductors

Part # AFD4400
Description  AFD4400 Digital Front End Processor Data Sheet
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

AFD4400 Datasheet(HTML) 62 Page - NXP Semiconductors

Back Button AFD4400 Datasheet HTML 58Page - NXP Semiconductors AFD4400 Datasheet HTML 59Page - NXP Semiconductors AFD4400 Datasheet HTML 60Page - NXP Semiconductors AFD4400 Datasheet HTML 61Page - NXP Semiconductors AFD4400 Datasheet HTML 62Page - NXP Semiconductors AFD4400 Datasheet HTML 63Page - NXP Semiconductors AFD4400 Datasheet HTML 64Page - NXP Semiconductors AFD4400 Datasheet HTML 65Page - NXP Semiconductors AFD4400 Datasheet HTML 66Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 101 page
background image
AFD4400 Digital Front End Processor Data Sheet, Rev. 0
Electrical characteristics
Freescale Semiconductor
62
This figure shows the RGMII AC timing and multiplexing diagrams.
Figure 17. RGMII timing and multiplexing diagrams
Clock period duration
tRGT
7.2
8.0
8.8
ns
3
Duty cycle for 10BASE-T and 100BASE-TX
tRGTH/tRGT
40
50
60
%
3,4
Duty cycle for Gigabit
tRGTH/tRGT
45
50
55
%
—
Note:
2. This implies that the PC board design requires clocks to be routed such that an additional trace delay greater than 1.5 ns
is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If
so, additional PCB delay is probably not needed.
3. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as
long as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed
transitioned between.
5. The frequency of TSEC1_RX_CLK (input) should not exceed the frequency of TSEC1_GTX_CLK (output) by more than
300 ppm.
Table 38. RGMII AC timing specifications (continued)
Parameter
Symbol
Min
Typ
Max
Unit
Notes
TSEC1_GTX_CLK
tRGT
tRGTH
tSKRGT_TX
TSEC1_TX_CTL
TXD[8:5]
TXD[7:4]
TXD[9]
TXERR
TXD[4]
TXEN
TXD[3:0]
(At MAC, output)
TSEC1_TXD[8:5][3:0]
TSEC1_TXD[7:4][3:0]
TSEC1_TX_CLK
(At PHY, input)
TSEC1_RX_CTL
RXD[8:5]
RXD[7:4]
RXD[9]
RXERR
RXD[4]
RXDV
RXD[3:0]
TSEC1_RX_CLK
(At MAC, input)
tSKRGT_RX
tRGTH
tRGT
TSEC1_RX_CLK
(At PHY, output)
TSEC1_RXD[8:5][3:0]
TSEC1_RXD[7:4][3:0]
tSKRGT_RX
PHY equivalent to tSKRGT_TX
tSKRGT_TX
PHY equivalent to tSKRGT_RX
PHY equivalent to tSKRGT_RX
(At MAC, output)
(At MAC, output)
(At PHY, output)
(At PHY, output)
PHY equivalent to tSKRGT_TX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com