27 / 30 page

Register Set
Version 1.3, September 15, 2003
Proprietary to OmniVision Technologies
27
Omni
ision
37
ADC
04
RW
ADC Reference Control
Bit[7:4]:
Reserved
Bit[3]:
ADC input signal range
0:
Input signal x 1
1:
Input signal x 0.7
Bit[2:0]:
ADC range control
000: Minimum
111: Maximum
38
ACOM
12
RW
Analog Common Control
Bit[7]:
Analog gain control
0:
Normal
1:
Gain increase 1.5x
Bit[6]:
Analog black level calibration control
0:
Analog BLC ON
1:
Analog BLC OFF
Bit[5:0]:
Reserved
NOTE: All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings.
Table 11
Device Control Register List
Address
(Hex)
Register
Name
Default
(Hex)
R/W
Description