Electronic Components Datasheet Search
  English  ▼

X  

M263 Datasheet(PDF) 290 Page - Nuvoton Technology Corporation

Part # M263
Description  Arm짰 Cortex짰-M 32-bit Microcontroller
PDF  398 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUVOTON [Nuvoton Technology Corporation]
Direct Link  http://www.nuvoton.com
Logo NUVOTON - Nuvoton Technology Corporation

M263 Datasheet(HTML) 290 Page - Nuvoton Technology Corporation

Back Button M263 Datasheet HTML 286Page - Nuvoton Technology Corporation M263 Datasheet HTML 287Page - Nuvoton Technology Corporation M263 Datasheet HTML 288Page - Nuvoton Technology Corporation M263 Datasheet HTML 289Page - Nuvoton Technology Corporation M263 Datasheet HTML 290Page - Nuvoton Technology Corporation M263 Datasheet HTML 291Page - Nuvoton Technology Corporation M263 Datasheet HTML 292Page - Nuvoton Technology Corporation M263 Datasheet HTML 293Page - Nuvoton Technology Corporation M263 Datasheet HTML 294Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 290 / 398 page
background image
M261/M262/M263
Mar 25, 2020
Page 290 of 398
Rev 1.02
90
74
UART4_INT
UART4 interrupt
91
75
UART5_INT
UART5 interrupt
92
76
USCI0_INT
USCI0 interrupt
93
77
USCI1_INT
USCI1 interrupt
94
78
BPWM0_INT
BPWM0 interrupt
95
79
BPWM1_INT
BPWM1 interrupt
96
80
Reserved
Reserved
97
81
Reserved
Reserved
98
82
I2C2_INT
I2C2 interrupt
99
83
Reserved
Reserved
100
84
QEI0_INT
QEI0 interrupt
101
85
QEI1_INT
QEI1 interrupt
102
86
ECAP0_INT
ECAP0 interrupt
103
87
ECAP1_INT
ECAP1 interrupt
104
88
GPH_INT
External interrupt from PH[15:0] pin
105
89
EINT7
External interrupt from PB.9 or PD.10 pins
106
90
Reserved
Reserved
107
91
Reserved
Reserved
108
92
Reserved
Reserved
109
93
Reserved
Reserved
110
94
Reserved
Reserved
111
95
Reserved
Reserved
114
98
PDMA1_INT
PDMA 1 interrupt
115
99
Reserved
Reserved
116
100
Reserved
Reserved
117
101
TRNG_INT
TRNG interrupt
Table 6.2-9 Interrupt Number Table
6.2.10.2
Operation Description
NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or
Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear
policy, both registers reading back the current enabled state of the corresponding interrupts. When an
interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the
interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until
cleared by reset or an exception return. Clearing the enable bit prevents new activations of the
associated interrupt.
NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to
enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com