| Electronic Components Datasheet Search |
|
M263 Datasheet(PDF) 287 Page - Nuvoton Technology Corporation |
|
|
|||||||||||||||||||||||||||||
M263 Datasheet(HTML) 287 Page - Nuvoton Technology Corporation |
|
287 / 398 page ![]() M261/M262/M263 Mar 25, 2020 Page 287 of 398 Rev 1.02 The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling. 6.2.10.1 Exception Model and System Interrupt Map Table 6.2-8 lists the exception model supported by M261/M262/M263 Series. Software can set 16 levels of priority on some of these exceptions as well as on all interrupts. The highest user- configurable priority is denoted as “0x00” and the lowest priority is denoted as “0xC0” (The 6-LSB always 0). The default priority of all the user- configurable interrupts is “0x00”. Note that priority “0” is treated as the fourth priority on the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”. When any interrupts is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. On system reset, the vector table is fixed at address 0x00000000. Privileged software can write to the VTOR to relocate the vector table start address to a different memory location, in the range 0x00000080 to 0x3FFFFF80, The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with exception handler entry as illustrated in previous section. Table 6.2-8 Exception Model Vector Number Interrupt Number (Bit In Interrupt Registers) Interrupt Name Interrupt Description 0 ~ 15 - - System exceptions 16 0 BODOUT Brown-out low voltage detected interrupt 17 1 IRC_INT IRC TRIM interrupt 18 2 PWRWU_INT Clock controller interrupt for chip wake-up from power-down state 19 3 SRAM_PERR SRAM parity check error interrupt Exception Type Vector Number Vector Address Priority Reset 1 0x00000004 -4 NMI 2 0x00000008 -2 Hard Fault 3 0x0000000C -1 Reserved 4 ~ 10 Reserved SVCall 11 0x0000002C Configurable Reserved 12 ~ 13 Reserved PendSV 14 0x00000038 Configurable SysTick 15 0x0000003C Configurable Interrupt (IRQ0 ~ IRQ) 16 ~ 111 0x00000000 + (Vector Number)*4 Configurable |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |