PFS172 datasheet(63/92 Pages) PADAUK

63 / 92 page

PFS172

8bit MTP MCU with 8-bit ADC

Page 63 of 92

PDK-DS-PFS172-EN_V000-May 8, 2020

6.8. Interrupt Edge Select Register (integs), IO address = 0x0c

Bit

Reset

R/W

Description

7 - 5

Reserved.

Timer16 edge selection.

0 : rising edge of the selected bit to trigger interrupt

1 : falling edge of the selected bit to trigger interrupt

3 - 2

PB0/PA4 edge selection.

00: both rising edge and falling edge of the selected bit to trigger interrupt

01: rising edge of the selected bit to trigger interrupt

10: falling edge of the selected bit to trigger interrupt

11: reserved.

1 - 0

PA0/PB5 edge selection.

00 : both rising edge and falling edge of the selected bit to trigger interrupt

01 : rising edge of the selected bit to trigger interrupt

10 : falling edge of the selected bit to trigger interrupt

11 : reserved.

6.9. Port A Digital Input Enable Register (padier), IO address = 0x0d

Bit

Reset

R/W

Description

Enable PA7 digital input and wake-up event.

1 / 0 : enable / disable

This bit should be set to low to prevent leakage current when external crystal oscillator is

used. If this bit is set to low, PA7 can NOT be used to wake-up the system.

Enable PA6 digital input and wake-up event.

1 / 0 : enable / disable

This bit should be set to low to prevent leakage current when external crystal oscillator is

used. If this bit is set to low, PA6 can NOT be used to wake-up the system.

Enable PA5 digital input and wake-up event.

1 / 0 : enable / disable

This bit can be set to low to disable PA5 digital input and wake-up function.

Enable PA4 digital input, wake-up event and interrupt request.

1 / 0 : enable / disable

This bit can be set to low to prevent leakage current when PA0 is assigned as AD input,

and to disable wake-up from PA4 toggling and interrupt request from this pin.

Enable PA3 digital input and wake-up event.

1 / 0 : enable / disable

This bit should be set to low when PA3 is assigned as AD input to prevent leakage

current. If this bit is set to low, PA3 can NOT be used to wake-up the system.

2 - 1

Reserved.

Enable PA0 digital input, wake-up event and interrupt request.

1 / 0 : enable / disable

This bit can be set to low to prevent leakage current when PA0 is assigned as AD input,

and to disable wake-up from PA0 toggling and interrupt request from this pin.

PFS172 Datasheet(PDF) 63 Page - PADAUK Technology.

PFS172 Datasheet(HTML) 63 Page - PADAUK Technology.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL