Electronic Components Datasheet Search
  English  ▼

X  

AT90PWM2 Datasheet(PDF) 258 Page - ATMEL Corporation

Part # AT90PWM2
Description  8-bit Microcontroller with 8K Bytes In-System Programmable Flash
PDF  365 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90PWM2 Datasheet(HTML) 258 Page - ATMEL Corporation

Back Button AT90PWM2 Datasheet HTML 254Page - ATMEL Corporation AT90PWM2 Datasheet HTML 255Page - ATMEL Corporation AT90PWM2 Datasheet HTML 256Page - ATMEL Corporation AT90PWM2 Datasheet HTML 257Page - ATMEL Corporation AT90PWM2 Datasheet HTML 258Page - ATMEL Corporation AT90PWM2 Datasheet HTML 259Page - ATMEL Corporation AT90PWM2 Datasheet HTML 260Page - ATMEL Corporation AT90PWM2 Datasheet HTML 261Page - ATMEL Corporation AT90PWM2 Datasheet HTML 262Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 258 / 365 page
background image
258
AT90PWM2/3
4317B–AVR–02/05
If these bits are changed during a conversion, the change will not take effect until this
conversion is complete (it means while the ADIF bit in ADCSRA register is set).
ADC Control and Status
Register A – ADCSRA
• Bit 7 – ADEN: ADC Enable Bit
Set this bit to enable the ADC.
Clear this bit to disable the ADC.
Clearing this bit while a conversion is running will take effect at the end of the
conversion.
• Bit 6– ADSC: ADC Start Conversion Bit
Set this bit to start a conversion in single conversion mode or to start the first conversion
in free running mode.
Cleared by hardware when the conversion is complete. Writing this bit to zero has no
effect.
The first conversion performs the initialization of the ADC.
• Bit 5 – ADATE: ADC Auto trigger Enable Bit
Set this bit to enable the auto triggering mode of the ADC.
Clear it to return in single conversion mode.
In auto trigger mode the trigger source is selected by the ADTS bits in the ADCSRB reg-
ister. See Table 103 on page 259.
• Bit 4– ADIF: ADC Interrupt Flag
Set by hardware as soon as a conversion is complete and the Data register are updated
with the conversion result.
Cleared by hardware when executing the corresponding interrupt handling vector.
Alternatively, ADIF can be cleared by writing it to logical one.
• Bit 3– ADIE: ADC Interrupt Enable Bit
01
01
ADC5
01
10
ADC6
01
11
ADC7
10
00
ADC8
10
01
ADC9
10
10
ADC10
10
11
AMP0
1
1
0
0
AMP1 (- is ADC8, + is ADC9)
11
01
Reserved
1
1
1
0
Bandgap
11
11
GND
Table 101. ADC Input Channel Selection
MUX3
MUX2
MUX1
MUX0
Description
Bit
7
65
43
21
0
ADEN
ADSC
ADATE
ADIF
ADIE
ADPS2
ADPS1
ADPS0
ADCSRA
Read/Write
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com