| Electronic Components Datasheet Search |
|
8104 Datasheet(PDF) 7 Page - LSI Computer Systems |
|
|
|||||||||||||||||||||||||||||
8104 Datasheet(HTML) 7 Page - LSI Computer Systems |
|
7 / 172 page ![]() 8101/8104 Gigabit Ethernet Controller vii Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved. Contents CChapter 1 Introduction 1.1 Overview 1-1 1.2 Features 1-2 Chapter 2 Functional Description 2.1 Overview 2-2 2.2 Transmit Data Path 2-2 2.3 Receive Data Path 2-6 2.4 Register Structure 2-6 2.5 Ethernet Frame Format 2-6 2.5.1 Preamble and SFD 2-7 2.5.2 Destination Address 2-7 2.5.3 Source Address 2-7 2.5.4 Length/Type Field 2-7 2.5.5 Data 2-8 2.5.6 Frame Check Sequence (FCS) 2-8 2.5.7 Interpacket Gap (IPG) 2-8 2.6 System Interface 2-8 2.6.1 Data Format and Bit Order 2-8 2.6.2 Transmit Timing 2-9 2.6.3 Receive Timing 2-11 2.6.4 Bus Width 2-14 2.6.5 System Interface Disable 2-14 2.7 Transmit MAC 2-15 2.7.1 Preamble and SFD Generation 2-15 2.7.2 AutoPad 2-15 2.7.3 CRC Generation 2-15 2.7.4 Interpacket Gap 2-16 2.7.5 MAC Control Frame Generation 2-17 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |