Electronic Components Datasheet Search
  English  ▼

X  

LTC4282 Datasheet(PDF) 20 Page - Analog Devices

Part # LTC4282
Description  High Voltage High Current Hot Swap Controller
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC4282 Datasheet(HTML) 20 Page - Analog Devices

Back Button LTC4282 Datasheet HTML 16Page - Analog Devices LTC4282 Datasheet HTML 17Page - Analog Devices LTC4282 Datasheet HTML 18Page - Analog Devices LTC4282 Datasheet HTML 19Page - Analog Devices LTC4282 Datasheet HTML 20Page - Analog Devices LTC4282 Datasheet HTML 21Page - Analog Devices LTC4282 Datasheet HTML 22Page - Analog Devices LTC4282 Datasheet HTML 23Page - Analog Devices LTC4282 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 32 page
background image
LTC4238
20
Rev. 0
For more information www.analog.com
APPLICATIONS INFORMATION
Figure 5. High Stress Staged Start Application
(a) 48V,60A Application Circuit with TA = 65°C
(b) Normal Start-Up Waveform
(c) Start-Up into Short-Circuit
0.2m
M1
PSMN3R7-100BSE
DG
(OPTIONAL)
RG1
10
M2A
IPT015N10N5
RG2
10
R1
360k
1%
R3
93.1k
1%
R2
3.01k
1%
R1
4.22k
1%
C3
0.1µF
CFET
0.33µF
R7
62k
1%
R8
5.23k
1%
CL
CE1
2.7nF
CE2
22nF
RE3
1.13M
1%
RTOP
59k
1%
RBOTTOM
44.2k
1%
CF
0.1µF
M2B
IPT015N10N5
RG4
10
RG3
59k
CGATE
22nF
UV
FLT#
PG
TMR
VDD
CONFIG1
SENSE1–
SENSE1+
GATE1
SENSE2–
GATE2
SOURCE VDSFB
FB
COMM
LTC4238
SENSE2+
OV
ISET
CONFIG2
INTVCC
TMRFET
GND
48V
GND
BACKPLANE PLUG-IN
BOARD
SMC5K60A
×4
RS1
CE3
270nF
4238 F05a
RE1
4.75k, 1%
RE2
60k, 1%
VOUT
48V
60A
such a system without significant input voltage steps,
the worst-case operating condition for the MOSFET SOA
occurs when charging the load capacitance during start-
up. By limiting the start-up inrush current to a very low
level, the SOA demand for the start-up MOSFET is greatly
alleviated. Additionally, the bypass path which turns on
after start-up only needs inexpensive, switching regulator
class MOSFETs. Therefore, this architecture minimizes
5ms/DIV
4238 F05b
∆VGATE1
10V/DIV
∆VGATE2
10V/DIV
IINRUSH
5A/DIV
PG
5V/DIV
5ms/DIV
4238 F05c
∆VGATE1
10V/DIV
∆VGATE2
10V/DIV
ISTARTUP
20A/DIV
TMR
2V/DIV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com