Electronic Components Datasheet Search
  English  ▼

X  

ADP2140 Datasheet(PDF) 21 Page - Analog Devices

Part # ADP2140
Description  3 MHz, 600 mA, Low Quiescent Current Buck with 300 mA LDO Regulator
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADP2140 Datasheet(HTML) 21 Page - Analog Devices

Back Button ADP2140 Datasheet HTML 17Page - Analog Devices ADP2140 Datasheet HTML 18Page - Analog Devices ADP2140 Datasheet HTML 19Page - Analog Devices ADP2140 Datasheet HTML 20Page - Analog Devices ADP2140 Datasheet HTML 21Page - Analog Devices ADP2140 Datasheet HTML 22Page - Analog Devices ADP2140 Datasheet HTML 23Page - Analog Devices ADP2140 Datasheet HTML 24Page - Analog Devices ADP2140 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
Data Sheet
ADP2140
Rev. B | Page 21 of 32
APPLICATIONS INFORMATION
POWER SEQUENCING
The ADP2140 has a flexible power sequencing system
supporting two distinct activation modes:
Individual activation control is where EN1 controls only
the buck regulator and EN2 controls only the LDO. A high
level on Pin EN1 turns on the buck and a high level on
Pin EN2 turns on the LDO. A logic low level turns off the
respective regulator.
Autosequencing is where the two regulators turn on in a
specified order and delay after a low-to-high transition on
the EN1 pin.
Select the activation mode (individual or autosequence) by
decoding the state of Pin EN2. The individual activation mode
is selected when the EN2 pin is driven externally or hardwired
to a voltage level (VIN1 or PGND). The autosequencing mode
is selected when the EN2 pin remains unconnected (floating).
To minimize quiescent current consumption, the mode selection
executes one time only during the rising edge of VIN1. The
detection circuit then activates for the time needed to assess the
EN2 state, after which time the circuit is disabled until VIN1 falls
below 0.5 V.
When EN2 is unconnected, the internal control circuit provides
a termination resistance to ground. The 100 kΩ termination
resistance is low enough to guarantee insensitivity to noise and
transients. The termination resistor is disabled in the event that
the EN2 pin is driven externally to a logic level high (individual
activation mode assumed) to reduce the quiescent current con-
sumption.
When the autosequencing mode is selected, the EN1 pin is used to
start the on/off sequence of the regulators. A logic high sequences
the regulators on whereas a logic low sequences the regulators
off. The regulator activation order is associated with the voltage
selected for the buck regulator and the LDO.
When the turn on or turn off autosequence starts, the start-up
delay between the first and the second regulator is fixed to 5 ms
in PWM mode (tREG12, as shown in Figure 71 and Figure 72).
When the application requires activating and deactivating the
regulators at the same time, use the individual activation mode,
which connects the EN1 and EN2 pins together, as shown in
Figure 75.
Table 6. Power Sequencing Modes
EN21
EN1
Description
0
0
Individual mode: both regulators are off.
0
1
Individual mode: buck regulator is on.
1
0
Individual mode: LDO regulator is on.
1
1
Individual mode: both regulators are on.
NC
Rising edge
Autosequence: Buck regulator turns on,
then the LDO regulator turns on. The LDO
voltage is less than the buck voltage.
NC
Rising edge
Autosequence: LDO regulator turns on,
then the buck regulator turns on. The LDO
voltage is greater than the buck voltage.
NC
Rising edge
Autosequence: If the buck voltage is 1.875 V,
then the LDO regulator always turns on first.
NC
Falling edge
Autosequence: The LDO and buck regula-
tors turn off at the same time.
1 NC means not connected.
Figure 70 to Figure 75 use the following symbols, as described in
Table 7.
Table 7. Timing Symbols
Symbol
Description
Typical
Value
tSTART
Time needed for the internal circuitry
to activate the first regulator
60 μs
tSS
Regulator soft start time
330 μs
tRESET
Time delay from power-good
condition to the release of PG
5 ms
tREG12
Delay time between buck and LDO
activation
5 ms
EN1
VBUCK
EN2
VLDO
PG
92% VBUCK
92% VLDO
85% VLDO
tSS
tRESET
tSS
TIME
V
Figure 70. Individual Activation Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com