CP3UB26 datasheet(29/268 Pages) NSC

29 / 268 page

www.national.com

7.0

System Configuration Registers

The system configuration registers control and provide sta-

tus for certain aspects of device setup and operation, such

as indicating the states sampled from the ENV[2:0] inputs.

The system configuration registers are listed in Table 9.

7.1

MODULE CONFIGURATION REGISTER

(MCFG)

The MCFG register is a byte-wide, read/write register that

selects the clock output features of the device.

At reset, the register bits are cleared except for the

USB_ENABLE bit, which is set. Initialization software must

write a specific value to this register to enable the SCLK,

MCLK, output pin function.

The register must be written in active mode only, not in pow-

er save, HALT, or IDLE mode. However, the register con-

tents are preserved during all power modes.

The MCFG register format is shown below.

EXIOE

The EXIOE bit controls whether the external

bus is enabled in the IRE environment for im-

plementing the I/O Zone (FF FB00h

–FF

FBFFh).

– External bus disabled.

– External bus enabled.

PLLCLKOE

The PLLCLKOE bit controls whether the PLL

clock is driven on the ENV0/PLLCLK pin.

– ENV0/PLLCLK pin is high impedance.

– PLL clock driven on the ENV0/PLLCLK

pin.

MCLKOE

The MCLKOE bit controls whether the Main

Clock is driven on the ENV1/CPUCLK pin.

– ENV1/CPUCLK pin is high impedance.

– Main Clock is driven on the ENV1/CPU-

CLK pin.

SCLKOE

The SCLKOE bit controls whether the Slow

Clock is driven on the ENV2/SLOWCLK pin.

– ENV2/SLOWCLK pin is high impedance.

– Slow Clock is driven on the ENV2/SLOW-

CLK pin.

USB_ENABLE The USB_ENABLE bit can be used to force

an external USB transceiver into its low-power

mode. The power mode is dependent on the

USB controller status, the USB_ENABLE bit

in the Function Word (see Section 8.4.1), and

the USB_ENABLE bit in the MCFG register.

– External USB transceiver forced into low-

power mode.

– Transceiver power mode dependent on

USB controller status and programming

of the Function Word. (This is the state of

the USB_ENABLE bit after reset.)

MISC_IO_SPEED The MISC_IO_SPEED bit controls the slew

rate of the output drivers for the ENV[2:0],

RDY, and TDO pins. To minimize noise, the

slow slew rate is recommended.

– Fast slew rate.

– Slow slew rate.

MEM_IO_SPEED The MEM_IO_SPEED bit controls the slew

rate of the output drivers for the A[22:0], RD,

SEL[2:0], SELIO, WR[1:0], PB[7:0], and

PC[7:0]

pins.

Memory

speeds

for

the

CP3UB26 are characterized with fast slew

rate. Slow slew rate reduces the available

memory access time by 5 ns.

– Fast slew rate.

– Slow slew rate.

Table 9

System Configuration Registers

Name

Address

Description

MCFG

FF F910h

Module Configuration

MSTAT

FF F914h

Module Status

Res.

MEM_IO

_SPEED

MISC_IO

_SPEED

USB

_ENABLE

SCLK

MCLK

PLLCLK

EXI

CP3UB26 Datasheet(PDF) 29 Page - National Semiconductor (TI)

CP3UB26 Datasheet(HTML) 29 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL