Electronic Components Datasheet Search
  English  ▼

X  

AD9161BBCZ Datasheet(PDF) 95 Page - Analog Devices

Part # AD9161BBCZ
Description  11-Bit/16-Bit, 12 GSPS, RF Digital-to-Analog Converters
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9161BBCZ Datasheet(HTML) 95 Page - Analog Devices

Back Button AD9161BBCZ Datasheet HTML 91Page - Analog Devices AD9161BBCZ Datasheet HTML 92Page - Analog Devices AD9161BBCZ Datasheet HTML 93Page - Analog Devices AD9161BBCZ Datasheet HTML 94Page - Analog Devices AD9161BBCZ Datasheet HTML 95Page - Analog Devices AD9161BBCZ Datasheet HTML 96Page - Analog Devices AD9161BBCZ Datasheet HTML 97Page - Analog Devices AD9161BBCZ Datasheet HTML 98Page - Analog Devices AD9161BBCZ Datasheet HTML 99Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 144 page
background image
Data Sheet
AD9161/AD9162
Rev. D | Page 95 of 144
Hex.
Addr. Name
Bits Bit Name
Settings
Description
Reset
Access
Bits[5:0]
Capacitance
At
CLK+
At
CLK−
000000
0
0
000001
1
0
000010
2
0
…
…
…
011111
31
0
100000
0
0
100001
0
1
100010
0
2
111111
0
31
0x080 CLK_PD
[7:1] RESERVED
Reserved.
0x0
R
0
DACCLK_PD
DAC clock power-down. Powers
down the DAC clock circuitry.
0x1
R/W
0 Power up.
1 Power down.
0x082 CLK_DUTY
7
CLK_DUTY_EN
Enable duty cycle control.
0x1
R/W
6
CLK_DUTY_OFFSET_EN
Enable duty cycle offset.
0x0
R/W
5
CLK_DUTY_BOOST_EN
Enable duty cycle range boost.
Extends range to ±5% at cost of
1 dB to 2 dB worse phase noise.
0x0
R/W
[4:0] CLK_DUTY_PRG
Program the duty cycle offset.
5-bit signed magnitude field,
with the MSB as the sign bit and
the four LSBs as the magnitude
from 0 to 15. A larger
magnitude skews duty cycle to
a greater amount. Range is
±3%.
0x0
R/W
0x083 CLK_CRS_CTRL
7
CLK_CRS_EN
Enable clock cross control
adjustment.
0x1
R/W
[6:4] RESERVED
Reserved.
0x0
R
[3:0] CLK_CRS_ADJ
Program the clock crossing
point.
0x0
R/W
0x084 PLL_REF_CLK_PD
[7:6] RESERVED
Reserved.
0x0
R
[5:4] PLL_REF_CLK_RATE
PLL reference clock rate
multiplier.
0x0
R/W
00 Normal rate (1×) PLL reference
clock.
01 Double rate (2×) PLL reference
clock.
10 Quadruple rate (4×) PLL
reference clock.
11 Disable the PLL reference clock.
[3:1] RESERVED
Reserved.
0x0
R
0
PLL_REF_CLK_PD
PLL reference clock power-
down.
0x0
R/W
0 Enable the PLL reference clock.
1 Power down the PLL reference
clock.
0x088 SYSREF_CTRL0
[7:4] RESERVED
Reserved.
0x0
R
3
HYS_ON
SYSREF± hysteresis enable. This
bit enables the programmable
hysteresis control for the
SYSREF± receiver.
0x0
R/W
2
SYSREF_RISE
Use SYSREF± rising edge.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com