Electronic Components Datasheet Search
  English  ▼

X  

AD9161BBCZ Datasheet(PDF) 105 Page - Analog Devices

Part # AD9161BBCZ
Description  11-Bit/16-Bit, 12 GSPS, RF Digital-to-Analog Converters
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9161BBCZ Datasheet(HTML) 105 Page - Analog Devices

Back Button AD9161BBCZ Datasheet HTML 101Page - Analog Devices AD9161BBCZ Datasheet HTML 102Page - Analog Devices AD9161BBCZ Datasheet HTML 103Page - Analog Devices AD9161BBCZ Datasheet HTML 104Page - Analog Devices AD9161BBCZ Datasheet HTML 105Page - Analog Devices AD9161BBCZ Datasheet HTML 106Page - Analog Devices AD9161BBCZ Datasheet HTML 107Page - Analog Devices AD9161BBCZ Datasheet HTML 108Page - Analog Devices AD9161BBCZ Datasheet HTML 109Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 144 page
background image
Data Sheet
AD9161/AD9162
Rev. D | Page 105 of 144
Hex.
Addr. Name
Bits Bit Name
Settings
Description
Reset
Access
[3:0] SPI_EQ_CONFIG6
0x8
R/W
0000 Manual mode (SPI configured
values used).
0001 Boost level = 1.
0010 Boost level = 2.
0011 Boost level = 3.
0100 Boost level = 4.
0101 Boost level = 5.
0110 Boost level = 6.
0111 Boost level = 7.
1000 Boost level = 8.
1001 Boost level = 9.
1010 Boost level = 10.
1011 Boost level = 11.
1100 Boost level = 12.
1101 Boost level = 13.
1110 Boost level = 14.
1111 Boost level = 15.
0x268 EQ_BIAS_REG
[7:6] EQ_POWER_MODE
Controls the equalizer power
mode/insertion loss capability.
0x1
R/W
00 Normal mode.
01 Low power mode.
[5:0] RESERVED
Reserved.
0x4
R/W
0x280 SYNTH_ENABLE_CNTRL
[7:3] RESERVED
Reserved.
0x0
R
2
SPI_RECAL_SYNTH
Set this bit high to rerun all of
the SERDES PLL calibration
routines. Set this bit low again
to allow additional
recalibrations. Rising edge
causes the calibration.
0x0
R/W
1
RESERVED
Reserved.
0x0
R/W
0
SPI_ENABLE_SYNTH
Enable the SERDES PLL. Setting
this bit turns on all currents and
proceeds to calibrate the PLL.
Make sure reference clock and
division ratios are correct
before enabling this bit.
0x0
R/W
0x281 PLL_STATUS
[7:6] RESERVED
Reserved.
0x0
R
5
SPI_CP_OVER_RANGE_HIGH_RB
If set, the SERDES PLL CP output
is above valid operating range.
0x0
R
0 Charge pump output is within
operating range.
1 Charge pump output is above
operating range.
4
SPI_CP_OVER_RANGE_LOW_RB
If set, the SERDES PLL CP output
is below valid operating range.
0x0
R
0 Charge pump output is within
operating range.
1 Charge pump output is below
operating range.
3
SPI_CP_CAL_VALID_RB
This bit tells the user if the
charge pump calibration has
completed and is valid.
0x0
R
0 Charge pump calibration is not
valid.
1 Charge pump calibration is
valid.
[2:1] RESERVED
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com