Electronic Components Datasheet Search
  English  ▼

X  

AD8065 Datasheet(PDF) 61 Page - Analog Devices

Part # AD8065
Description  16-Bit, 33 MUPS, Multispan, Multi-IO SPI DAC
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8065 Datasheet(HTML) 61 Page - Analog Devices

Back Button AD8065 Datasheet HTML 57Page - Analog Devices AD8065 Datasheet HTML 58Page - Analog Devices AD8065 Datasheet HTML 59Page - Analog Devices AD8065 Datasheet HTML 60Page - Analog Devices AD8065 Datasheet HTML 61Page - Analog Devices AD8065 Datasheet HTML 62Page - Analog Devices AD8065 Datasheet HTML 63Page - Analog Devices AD8065 Datasheet HTML 64Page - Analog Devices AD8065 Datasheet HTML 65Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 68 page
background image
Data Sheet
AD3552R
REGISTERS
analog.com
Rev. A | 61 of 68
Input Register for Channel 0, Fast Mode
Address: 0x33, Reset: 0x0000, Name: CH0_INPUT_16B
This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC,
or automatic transfer.
Table 50. Bit Descriptions for CH0_INPUT_16B
Bits
Bit Name
Settings
Description
Reset
Access
[15:0]
INPUT_DATA0
Channel 0 Input Data.
0x0
R/W
Input Register for Channel 1, Fast Mode
Address: 0x35, Reset: 0x0000, Name: CH1_INPUT_16B
This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC,
or automatic transfer.
Table 51. Bit Descriptions for CH1_INPUT_16B
Bits
Bit Name
Settings
Description
Reset
Access
[15:0]
INPUT_DATA1
Channel 1 Input Data.
0x0
R/W
Hardware LDAC Mask Register, Precision Mode
Address: 0x37, Reset: 0x00, Name: HW_LDAC_24B
This register controls the masking of the external LDAC signal to latch data into each of the DAC channels.
Table 52. Bit Descriptions for HW_LDAC_24B
Bits
Bit Name
Settings
Description
Reset
Access
[7:2]
RESERVED
Reserved.
0x0
R
1
HW_LDAC_MASK_CH1
Hardware LDAC Mask for Channel 1. This bit controls the latching of data
into the DAC register when the LDAC signal is asserted.
0x0
R/W
0 Data is latched in DAC Register 1 when the LDAC pin is asserted.
1 LDAC signal masked for Channel 1. DAC register is not updated when
LDAC is asserted.
0
HW_LDAC_MASK_CH0
Hardware LDAC Mask for Channel 0. This bit controls the latching of data
into the DAC register when the LDAC signal is asserted.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com