Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS47L85 Datasheet(PDF) 115 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 115 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 111Page - Cirrus Logic CS47L85 Datasheet HTML 112Page - Cirrus Logic CS47L85 Datasheet HTML 113Page - Cirrus Logic CS47L85 Datasheet HTML 114Page - Cirrus Logic CS47L85 Datasheet HTML 115Page - Cirrus Logic CS47L85 Datasheet HTML 116Page - Cirrus Logic CS47L85 Datasheet HTML 117Page - Cirrus Logic CS47L85 Datasheet HTML 118Page - Cirrus Logic CS47L85 Datasheet HTML 119Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 370 page
background image
CS47L85
Rev 4.3
115
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R3145216
(2FFE00h)
DSP5_Co
nfig_1
14:11
DSP5_RATE
[3:0]
0000
DSP5 Sample Rate
0000 = SAMPLE_RATE_1
0001 = SAMPLE_RATE_2
0010 = SAMPLE_RATE_3
1000 = ASYNC_SAMPLE_RATE_1
1001 = ASYNC_SAMPLE_RATE_2
All other codes are Reserved.
The selected sample rate is valid in the
range 8kHz to 192kHz.
All DSP5xMIX_SRCn registers should be
set to 00h before changing DSP5_RATE.
R3669504
(37FE00h)
DSP6_Co
nfig_1
14:11
DSP6_RATE
[3:0]
0000
DSP6 Sample Rate
0000 = SAMPLE_RATE_1
0001 = SAMPLE_RATE_2
0010 = SAMPLE_RATE_3
1000 = ASYNC_SAMPLE_RATE_1
1001 = ASYNC_SAMPLE_RATE_2
All other codes are Reserved.
The selected sample rate is valid in the
range 8kHz to 192kHz.
All DSP6xMIX_SRCn registers should be
set to 00h before changing DSP6_RATE.
R4193792
(3FFE00h)
DSP7_Co
nfig_1
14:11
DSP7_RATE
[3:0]
0000
DSP7 Sample Rate
0000 = SAMPLE_RATE_1
0001 = SAMPLE_RATE_2
0010 = SAMPLE_RATE_3
1000 = ASYNC_SAMPLE_RATE_1
1001 = ASYNC_SAMPLE_RATE_2
All other codes are Reserved.
The selected sample rate is valid in the
range 8kHz to 192kHz.
All DSP7xMIX_SRCn registers should be
set to 00h before changing DSP7_RATE.
Table 22 Digital Core Sample Rate Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com