Electronic Components Datasheet Search
  English  ▼

X  

IMX7DCEC Datasheet(PDF) 46 Page - NXP Semiconductors

Part # IMX7DCEC
Description  i.MX 7Dual Family of Applications Processors Datasheet
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7DCEC Datasheet(HTML) 46 Page - NXP Semiconductors

Back Button IMX7DCEC Datasheet HTML 42Page - NXP Semiconductors IMX7DCEC Datasheet HTML 43Page - NXP Semiconductors IMX7DCEC Datasheet HTML 44Page - NXP Semiconductors IMX7DCEC Datasheet HTML 45Page - NXP Semiconductors IMX7DCEC Datasheet HTML 46Page - NXP Semiconductors IMX7DCEC Datasheet HTML 47Page - NXP Semiconductors IMX7DCEC Datasheet HTML 48Page - NXP Semiconductors IMX7DCEC Datasheet HTML 49Page - NXP Semiconductors IMX7DCEC Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 161 page
background image
Electrical characteristics
i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023
NXP Semiconductors
46
4.5.3
Differential I/O port (CCM_CLK1P/N)
The clock I/O interface is designed to be compatible with TIA/EIA 644-A standard. See TIA/EIA
STANDARD 644-A, Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface
Circuits (2001), for details.
Table 34 shows the clock I/O DC parameters.
DC High-Level input voltage
Vih_DC
VRef + 0.100
OVDD
V
DC Low-Level input voltage
Vil_DC
OVSS
VRef – 0.100
V
Differential Input Logic High
Vih_diff
0.26
See note1
Differential Input Logic Low
Vil_diff
See note1
-0.26
Pull-up/Pull-down Impedance Mismatch
Mmpupd
–15
15
%
240 ?unit calibration resolution
Rres
10
?
Keeper Circuit Resistance
Rkeep
110
175
k?
Input current (no pull-up/down)
Iin
VI = 0, VI = OVDD
-2.5
2.5
A
1 The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as
the limitations for overshoot and undershoot.
Table 34. Differential clock I/O DC electrical characteristics
Symbol
Parameter
Test conditions
Min
Typ Max Unit
Notes
Vod
Output Differential Voltage
Rload=100  between padp
and padn
250
350
450 mV Vpadp–Vpadn
Voh
High-level output voltage
1.025 1.175 1.325 V 1
Vol
Low-level output voltage
0.675 0.825 0.975
2
Vocm
Output common mode voltage
0.9
1
1.1
Core supply is used
Vid
Input Differential Voltage
100
600 mV Vpadp–Vpadn
Vicm
Input common mode voltage
50m
1.57
V Vicm(max)=ovdd(m
in)–Vid(min)/2
Icc-ovdd
Tri-state I/O supply current
ipp_ibe=ipp_obe=0 irefin
disabled (0uA)
0.46 uA
Table 33. LPDDR3 I/O DC electrical parameters(continued)
Parameters
Symbol
Test
Conditions
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com