IMX7DCEC datasheet(66/161 Pages) NXP

66 / 161 page

Electrical characteristics

i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023

NXP Semiconductors

4.8.4

DDR SDRAM-specific parameters (DDR3, DDR3L, LPDDR3, and

LPDDR2)

4.8.4.1

DDR3/DDR3L parameters

Figure 24 shows the DDR3 basic timing diagram with the timing parameters provided in Table 47.

Figure 24. DDR3 Command and Address Timing Diagram

Table 47. DDR3 timing parameters

Parameter

Symbol

CK = 533 MHz

Unit

Min

Max

DDR1 DRAM_SDCLKx_P clock high-level width

tCH

0.47

0.53

tCK

DDR2 DRAM_SDCLKx_P clock low-level width

tCL

0.47

0.53

tCK

DDR4 DRAM_CSx_B, DRAM_RAS_B, DRAM_CAS_B, DRAM_SDCKE, DRAM_SDWE_B,

DRAM_SDODTx setup time

tIS

425

—

DDR5 DRAM_CSx_B, DRAM_RAS_B, DRAM_CAS_B, DRAM_SDCKE, DRAM_SDWE_B,

DRAM_SDODTx hold time

tIH

375

—

DDR6 Address output setup time

tIS

425

—

DDR7 Address output hold time

tIH

375

—

DRAM_SDWE_B

DRAM_ADDRxx

ROW/BA

COL/BA

DDR1

DDR2

DDR4

DDR5

DDR6

DDR7

DRAM_SDCLKx_P

DRAM_ODTx /

DDR4

DRAM_SDCKEx

DRAM_SDCLKx_N

DRAM_CSx_B

DRAM_RAS_B

DRAM_CAS_B

DDR4

IMX7DCEC Datasheet(PDF) 66 Page - NXP Semiconductors

IMX7DCEC Datasheet(HTML) 66 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL