IMX7DCEC datasheet(87/161 Pages) NXP

87 / 161 page

Electrical characteristics

i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023

NXP Semiconductors

4.10.2.4 HS200 Mode Timing

Figure 49 depicts the timing of HS200 mode, and Table 64 lists the HS200 timing characteristics.

Figure 49. HS200 Mode Timing

uSDHC input/Card Outputs DAT (Reference to Strobe)

SD6

uSDHC input skew

tRQ

—

0.45

SD7

uSDHC hold skew

tRQH

—

0.45

Table 64. HS200 Interface Timing Specification

Parameter

Symbols

Min

Max

Unit

Card Input Clock

SD1

Clock Frequency Period

tCLK

5.0

—

SD2

Clock Low Time

tCL

0.3*tCLK

0.7*tCLK

SD2

Clock High Time

tCH

0.3*tCLK

0.7*tCLK

uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)

SD5

uSDHC Output Delay

tOD

–1.6

uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)1

1HS200 is for 8 bits while SDR104 is for 4 bits.

SD8

Card Output Data Window

tODW

0.5*tCLK

—

Table 63. HS400 interface timing specifications(continued)

Parameter

Symbols

Min

Max

Unit

SCK

8-bit output from uSDHC to eMMC

8-bit input from eMMC to uSDHC

SD8

SD7

SD6

SD4/SD5

SD2

SD3

SD1

IMX7DCEC Datasheet(PDF) 87 Page - NXP Semiconductors

IMX7DCEC Datasheet(HTML) 87 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL