Electronic Components Datasheet Search
  English  ▼

X  

SAA7780 Datasheet(PDF) 45 Page - NXP Semiconductors

Part # SAA7780
Description  ThunderBird Q3D PCI Audio Accelerator
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SAA7780 Datasheet(HTML) 45 Page - NXP Semiconductors

Back Button SAA7780 Datasheet HTML 41Page - NXP Semiconductors SAA7780 Datasheet HTML 42Page - NXP Semiconductors SAA7780 Datasheet HTML 43Page - NXP Semiconductors SAA7780 Datasheet HTML 44Page - NXP Semiconductors SAA7780 Datasheet HTML 45Page - NXP Semiconductors SAA7780 Datasheet HTML 46Page - NXP Semiconductors SAA7780 Datasheet HTML 47Page - NXP Semiconductors SAA7780 Datasheet HTML 48Page - NXP Semiconductors SAA7780 Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 70 page
background image
ThunderBird Q3D PCI Audio
SAA7780
Accelerator
Philips Semiconductors
Product Specification
1999 Sep 30
45
DMA Channel B Base Address Register - DMABBASE (RW)
5:4
DMAABASE
RW
DMA channel A programmable base address, bits 5:4. These bits select a
channel number for this channel. In LAM DMAABASE[5:4] select the channel
number that this DMA represents, it should be different than
DMABBASE[5:4].
3
R
RO
Reserved. This bit must always be zero.
2:1
XFRSIZ
RW
DMA transfer size.
00 = reserved
10 = double word
11 = reserved
01 = reserved
0
DDMAAEN
RW
DDMA channel A enable. This DDMA channel is enabled when this bit is set
to a one.
PCI CFG 0
D31
D30
D29
D28
D27
D26
D25
D24
Offset 42h
DMABBASE[15:8]
POR Value
0
0
0
0
0
0
0
0
D23
D22
D21
D20
D19
D18
D17
D16
DMAB
BASE[7]
R
DMABBASE[5:4]
R
R
R
DDMAB
EN
POR Value
0
0
0
0
0
0
0
0
Bit
Name
R/W
Function
15:7
DMABBASE
RW
DMA channel B programmable base address. Normally this base is set the
same as DMA channel A except for DMABBASE[5:4] which selects the
channel number. This is a requirement of some PC chipsets. Future chipsets
may eliminate this requirement. In LAM DMABBASE[5:4] select the channel
number that this DMA represents, it should be different than
DMAABASE[5:4].
6
R
RO
Reserved. This bit must always be zero.
5:4
DMABBASE
RW
DMA channel B programmable base address, bits 5:4. These bits select a
channel number for this channel. In LAM DMABBASE[5:4] select the channel
number that this DMA represents, it should be different than
DMAABASE[5:4].
3:1
R
RO
Reserved. These bits must always be zeros.
0
DDMABEN
RW
DMA channel B enable. This DDMA channel is enabled when this bit is set to
a one.
Bit
Name
R/W
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com