SAA7780 datasheet(17/70 Pages) PHILIPS

17 / 70 page

ThunderBird Q3D PCI Audio

SAA7780

Accelerator

Philips Semiconductors

Product Specification

1999 Sep 30

TRDY#

IO-STS

PCI Bus Target Ready

When the SAA7780 is a PCI master, TRDY# is an input which

indicates the target agent’s ability to complete the data phase of the

transaction. After initiation of a PCI bus transaction, the SAA7780

inserts wait cycles until TRDY# is sampled active.

When the SAA7780 is a PCI slave, it drives TRDY# active to

indicate that the SAA7780 has sampled the data from AD[31:0]

during a write phase, or presented valid data on AD[31:0] during a

read phase.

PAR

IO-T

PCI Bus Parity

When the SAA7780 is a PCI master, it drives PAR to reflect the

correct value for even parity on the AD[31:0] and C/BE#[3:0] buses

one clock after the address phase and after each write data phases.

When the SAA7780 is a PCI slave, it drives PAR to reflect the

correct value for even parity on the AD[31:0] and C/BE#[3:0] buses

one clock after completion of each read data phase.

PCREQ#

O-TS

PC/PCI DMA Request

This signal requests DMA servies from en external chipset that

supports PC/PCI protocols. The SAA7780 chip asserts PCGNT#

according to the desired DMA channel required by either the

SoundBlaster or AC97 interfaces. The requested channel is

encoded serially on the PCGNT# pin.

The SAA7780 will become the bus owner when it receives an

asserted PCGNT# signal. This handshaking is synchronous to

PCLK.

PCGNT#

I-T

PC/PCI DMA Grant

An asserted PCGNT# pin indicates that the external PC/PCI master

arbiter has granted DMA services to the the encoded DMA channel

to the requesting DMA agent on the SAA7780 chip.

REQ#

O-TS

PCI Bus Request

This signal controls the PCI bus arbitration between the SAA7780

chip and the PCI master arbiter. When REQ# is asserted, the

SAA7780 indicates a desire to become the PCI bus owner. The

SAA7780 will become the bus owner when it receives an asserted

grant signals (GNT# is LOW). This handshaking is synchronous to

PCLK.

REQ# is three-stated while RST# is active.

SAA7780 Datasheet(PDF) 17 Page - NXP Semiconductors

SAA7780 Datasheet(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL