Electronic Components Datasheet Search
  English  ▼

X  

H838024 Datasheet(PDF) 349 Page - Renesas Technology Corp

Part # H838024
Description  Renesas 8-Bit Single-Chip Microcomputer Super Low Power Series
PDF  697 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838024 Datasheet(HTML) 349 Page - Renesas Technology Corp

Back Button H838024 Datasheet HTML 345Page - Renesas Technology Corp H838024 Datasheet HTML 346Page - Renesas Technology Corp H838024 Datasheet HTML 347Page - Renesas Technology Corp H838024 Datasheet HTML 348Page - Renesas Technology Corp H838024 Datasheet HTML 349Page - Renesas Technology Corp H838024 Datasheet HTML 350Page - Renesas Technology Corp H838024 Datasheet HTML 351Page - Renesas Technology Corp H838024 Datasheet HTML 352Page - Renesas Technology Corp H838024 Datasheet HTML 353Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 349 / 697 page
background image
Section 9 Timers
Rev. 7.00 Mar 10, 2005 page 307 of 652
REJ09B0042-0700
Bit 3
CKS3
Bit 2
CKS2
Bit 1
CKS1
Bit 0
CKS0
Description
1000Internal clock:
φ/64 count
1
Internal clock:
φ/128 count
1
0
Internal clock:
φ/256 count
1
Internal clock:
φ/512 count
100Internal clock:
φ/1024 count
1
Internal clock:
φ/2048 count
1
0
Internal clock:
φ/4096 count
1
Internal clock:
φ/8192 count
(initial value)
0
XXXWatchdog on-chip oscillator
Note:
X: Don't care
Clock Stop Register 2 (CKSTPR2)
LVDCKSTD*
WDCKSTP PW1CKSTP LDCKSTP

PW2CKSTP AECKSTP
7
6543210
1
1111111
R/W
R/W
R/W
R/W

R/W
R/W
Bit
Initial value
Read/Write
Note: * Bits 6 and 5 are also reserved on products other than the H8/38124 Group.
CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral
modules. Only the bit relating to the watchdog timer is described here. For details of the other
bits, see the sections on the relevant modules.
Bit 2—Watchdog Timer Module Standby Mode Control (WDCKSTP)
Bit 2 controls setting and clearing of module standby mode for the watchdog timer.
WDCKSTP
Description
0
Watchdog timer is set to module standby mode
1
Watchdog timer module standby mode is cleared
(initial value)
Note:
WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register W
(TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer
operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog
function and will not enter module standby mode. When the watchdog function ends and
WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the
watchdog timer will enter module standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com