Electronic Components Datasheet Search
  English  ▼

X  

H838024 Datasheet(PDF) 302 Page - Renesas Technology Corp

Part # H838024
Description  Renesas 8-Bit Single-Chip Microcomputer Super Low Power Series
PDF  697 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838024 Datasheet(HTML) 302 Page - Renesas Technology Corp

Back Button H838024 Datasheet HTML 298Page - Renesas Technology Corp H838024 Datasheet HTML 299Page - Renesas Technology Corp H838024 Datasheet HTML 300Page - Renesas Technology Corp H838024 Datasheet HTML 301Page - Renesas Technology Corp H838024 Datasheet HTML 302Page - Renesas Technology Corp H838024 Datasheet HTML 303Page - Renesas Technology Corp H838024 Datasheet HTML 304Page - Renesas Technology Corp H838024 Datasheet HTML 305Page - Renesas Technology Corp H838024 Datasheet HTML 306Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 302 / 697 page
background image
Section 9 Timers
Rev. 7.00 Mar 10, 2005 page 260 of 652
REJ09B0042-0700
9.3.4
Timer C Operation States
Table 9.6 summarizes the timer C operation states.
Table 9.6
Timer C Operation States
Operation Mode
Reset
Active
Sleep
Watch
Sub-
active
Sub-
sleep
Standby
Module
Standby
TCC
Interval
Reset
Functions Functions Halted
Functions/
Halted*
Functions/
Halted*
Halted
Halted
Auto reload
Reset
Functions Functions Halted
Functions/
Halted*
Functions/
Halted*
Halted
Halted
TMC
Reset
Functions Retained
Retained
Functions Retained
Retained
Retained
Note: * When
φw/4 is selected as the TCC internal clock in active mode or sleep mode, since the
system clock and internal clock are mutually asynchronous, synchronization is maintained
by a synchronization circuit. This results in a maximum count cycle error of 1/
φ (s). When
the counter is operated in subactive mode or subsleep mode, either select
φw/4 as the
internal clock or select an external clock. The counter will not operate on any other
internal clock. If
φw/4 is selected as the internal clock for the counter when φw/8 has been
selected as subclock
φ
SUB, the lower 2 bits of the counter operate on the same cycle, and
the operation of the least significant bit is unrelated to the operation of the counter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com