Electronic Components Datasheet Search
  English  ▼

X  

PM7326 Datasheet(PDF) 60 Page - PMC-Sierra, Inc

Part # PM7326
Description  ATM/PACKET TRAFFIC MANAGER AND SWITCH
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7326 Datasheet(HTML) 60 Page - PMC-Sierra, Inc

Back Button PM7326 Datasheet HTML 56Page - PMC-Sierra, Inc PM7326 Datasheet HTML 57Page - PMC-Sierra, Inc PM7326 Datasheet HTML 58Page - PMC-Sierra, Inc PM7326 Datasheet HTML 59Page - PMC-Sierra, Inc PM7326 Datasheet HTML 60Page - PMC-Sierra, Inc PM7326 Datasheet HTML 61Page - PMC-Sierra, Inc PM7326 Datasheet HTML 62Page - PMC-Sierra, Inc PM7326 Datasheet HTML 63Page - PMC-Sierra, Inc PM7326 Datasheet HTML 64Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 238 page
background image
PM7326 S/UNI APEX
DATA SHEET
PMC-1981224
ISSUE 6
ATM/PACKET TRAFFIC MANAGER AND SWITCH
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
44
Pin Name
Type
Pin
No.
Function
BUSPOL
Input
E4
Bus Control Polarity. This signal indicates the
polarity of the WR and BLAST inputs to S/UNI
APEX.
When high, the BLAST pin is active high (high
indicates the last word of the burst) and the WR pin
is active low (low indicates write).
When low, the BLAST pin is active low (low
indicates the last word of the burst) and the WR pin
is active high (high indicates write).
BUSPOL is sampled on the rising edge of BCLK.
9.8 General (9 signals)
Pin Name
Type
Pin
No.
Function
RSTB
Input
AA4
Reset Bar. This signal provides an asynchronous
S/UNI APEX reset. RSTB is a Schmitt triggered
input with an internal pull-up resistor.
OE
Input
AC1
Output Enable OE is an active high signal, which
allows all of the outputs of the device to operate in
their functional state. When this signal is low, all
outputs of the S/UNI APEX are Hi-Z’d, with the
exception of TDO.
OE has an internal pull up resistor.
SYSCLK
Input
B12
System Clock. This clock is the master clock for the
S/UNI APEX device. All non-Any-PHY or
microprocessor interface related internal
synchronous logic is timed to this signal. SYSCLK
must cycle at a 80 MHz or lower instantaneous rate.
External SSRAM and SDRAM devices share this
clock and must have clocks aligned within 0.2ns
skew of the clock seen by the S/UNI APEX device.
This clock must be stable prior to deasserting RSTB
0->1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com