Electronic Components Datasheet Search
  English  ▼

X  

AM69 Datasheet(PDF) 263 Page - Texas Instruments

Part # AM69
Description  AM69x Processors, Silicon Revision 1.0
PDF  312 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM69 Datasheet(HTML) 263 Page - Texas Instruments

Back Button AM69 Datasheet HTML 259Page - Texas Instruments AM69 Datasheet HTML 260Page - Texas Instruments AM69 Datasheet HTML 261Page - Texas Instruments AM69 Datasheet HTML 262Page - Texas Instruments AM69 Datasheet HTML 263Page - Texas Instruments AM69 Datasheet HTML 264Page - Texas Instruments AM69 Datasheet HTML 265Page - Texas Instruments AM69 Datasheet HTML 266Page - Texas Instruments AM69 Datasheet HTML 267Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 263 / 312 page
background image
6.10.5.19.1.2.2 OSPI Switching Characteristics – SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O7
tc(CLK)
Cycle time, CLK
1.8V
7
ns
3.3V
7.5
ns
O8
tw(CLKL)
Pulse duration, CLK low
–0.3+0.475*P
(2)
ns
O9
Pulse duration, CLK high
–0.3+0.475*P
(2)
ns
O10 ttd(CSn-CLK)
Delay time, CSn[3:0] active edge to CLK rising
edge
1.8V
0.475 * P +
0.975 * M * R
- 7 (2) (3) (5)
0.525 * P +
1.025 * M * R
+ 1 (2) (3) (5)
ns
3.3V
0.475 * P +
0.975 * M * R
- 7(2) (3) (5)
0.525 * P +
1.025 * M * R
+ 1 (2) (3) (5)
ns
O11 td(CLK-CSn)
Delay time, CLK rising edge to CSn inactive
edge
1.8V
0.475 * P +
0.975 * N * R
- 1 (2) (4) (5)
0.525 * P +
1.025 * N * R
+ 1 (2) (4) (5)
ns
3.3V
0.475 * P +
0.975 * N * R
- 1 (2) (4) (5)
0.525 * P +
1.025 * N * R
+ 1(2) (4) (5)
ns
O12 td(CLK-D)
Delay time, CLK active edge to D[i:0]
transition(1)
1.8V
–1.16
1.25
ns
3.3V
–1.33
1.51
ns
(1)
i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
(2)
P = CLK cycle time = SCLK period
(3)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(4)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(5)
R = refclk
OSPI_CLK
OSPI_TIMING_02
OSPI_CSn
O10
O11
O9
O8
O12
O7
OSPI_D[i:0]
Figure 6-99. OSPI Switching Characteristics – SDR
Section 6.10.5.19.1.2.3, Section 6.10.5.19.1.2.1, Section 6.10.5.19.1.2.2, Section 6.10.5.19.1.2.2, and Figure
6-98 presents timing requirements for OSPI DDR and SDR Mode.
6.10.5.19.1.2.3 OSPI Timing Requirements – DDR Mode
Table 6-84. OSPI DLL Delay Mapping - DDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG
BIT FIELD
OSPI0
OSPI1
DELAY VALUE
TRANSMIT
1.8V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x54
0x54
3.3V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x55
0x5C
RECEIVE
www.ti.com
AM69A, AM69
SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
263
Product Folder Links: AM69A AM69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com