TDA4VM21 datasheet(301/331 Pages) TI

301 / 331 page

For more information, see Error Signaling Module (ESM) section in Peripherals chapter in the device TRM.

7.4.5.14 eQEP

The Enhnanced Quadrature Encoder Pulse (EQEP) peripheral is used for direct interface with a linear or rotary

incremental encoder to get position, direction and speed information from a rotating machine for use in high

performance motion and position control system. The disk of an incremental encoder is patterned with a single

track of slots patterns. These slots create an alternating pattern of dark and light lines. The disk count is

defined as the number of dark/light line pairs that occur per revolution (lines per revolution). As a rule, a second

track is added to generate a signal that occurs once per revolution (index signal: QEPI), which can be used

to indicate an absolute position. Encoder manufacturers identify the index pulse using different terms such as

index, marker, home position and zero reference.

For more information, see Enhanced Quadrature Encoder Pulse (EQEP) Module section in Peripherals chapter

in the device TRM.

7.4.5.15 GPIO

The General-Purpose Input/Output (GPIO) peripheral provides dedicated general-purpose pins that can be

configured as either inputs or outputs. When configured as an output, the user can write to an internal register to

control the state driven on the output pin. When configured as an input, user can obtain the state of the input by

reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different

interrupt/event generation modes.

For more information, see General-Purpose Interface (GPIO) section in Peripherals chapter in the device TRM.

7.4.5.16 GPMC

The General-Purpose Memory Controller is a unified memory controller dedicated for interfacing with external

memory devices like:

• Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices

• Asynchronous, synchronous, and page mode (available only in non-multiplexed mode) burst NOR flash

devices

• NAND flash

• Pseudo-SRAM devices

For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the

device TRM.

7.4.5.17 Hyperbus

The Hyperbus module is a part of the device Flash Subsystem (FSS).

The Hyperbus module is low pin count memory interface that provides high read/write performance. The

Hyperbus module connects to hyperbus memory (HyperFlash or HyperRAM) and uses simple hyperbus protocol

for read and write transactions.

There is one Hyperbus™ module inside the device. The Hyperbus module includes one Hyperbus Memory

Controller (HBMC).

For more information, see Hyperbus Interface section in Peripherals chapter in the device TRM.

7.4.5.18 I2C

The device contains ten multimaster Inter-Integrated Circuit (I2C) controllers each of which provides an interface

between a local host (LH), such as an Arm or a Digital Signal Processor (DSP), and any I2C-bus-compatible

device that connects via the I2C serial bus. External components attached to the I2C bus can serially transmit

and receive up to 8 bits of data to and from the LH device through the 2-wire I2C interface.

Each multimaster I2C module can be configured to act like a slave or master I2C-compatible device.

www.ti.com

TDA4VM-Q1, TDA4VM

SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024

Submit Document Feedback

301

Product Folder Links: TDA4VM-Q1 TDA4VM

TDA4VM21 Datasheet(PDF) 301 Page - Texas Instruments

TDA4VM21 Datasheet(HTML) 301 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL