Electronic Components Datasheet Search
  English  ▼

X  

TDA4VM21 Datasheet(PDF) 217 Page - Texas Instruments

Part # TDA4VM21
Description  TDA4VM Processors
PDF  331 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA4VM21 Datasheet(HTML) 217 Page - Texas Instruments

Back Button TDA4VM21 Datasheet HTML 213Page - Texas Instruments TDA4VM21 Datasheet HTML 214Page - Texas Instruments TDA4VM21 Datasheet HTML 215Page - Texas Instruments TDA4VM21 Datasheet HTML 216Page - Texas Instruments TDA4VM21 Datasheet HTML 217Page - Texas Instruments TDA4VM21 Datasheet HTML 218Page - Texas Instruments TDA4VM21 Datasheet HTML 219Page - Texas Instruments TDA4VM21 Datasheet HTML 220Page - Texas Instruments TDA4VM21 Datasheet HTML 221Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 331 page
background image
Table 6-47. CPSW9G RMII Timing Conditions (continued)
PARAMETER
MIN
MAX
UNIT
CL
Output load capacitance
3
25
pF
(1)
x = 0 - 5, where x indicates the respective IO power rail. Refer to Pin Attributes for more information on IO power rail assinments.
6.9.5.4.2.1 RMII[x]_REF_CLK Timing Requirements – RMII Mode
see Figure 6-48
NO.
MIN
TYP
MAX
UNIT
RMII1
tc(ref_clk)
Cycle time, RMII[x]_REF_CLK
19.999
20.001
ns
RMII2
tw(ref_clkH)
Pulse Duration, RMII[x]_REF_CLK high
7
13
ns
RMII3
tw(ref_clkL)
Pulse Duration, RMII[x]_REF_CLK low
7
13
ns
RMII[x]_REF_CLK
RMII2
RMII3
RMII1
Figure 6-48. RMII[x]_REF_CLK Timing Requirements – RMII Mode
6.9.5.4.2.2 RMII[x]_RXD[1:0], RMII[x]_CRS_DV, and RMII[x]_RX_ER Timing Requirements – RMII Mode
NO.
PARAMETER
DESCRIPTION
MIN
TYP
MAX UNIT
RMII4
tsu(rxdV-ref_clkH)
Setup time, RMII[x]_RXD[1:0] valid before RMII[x]_REF_CLK rising
edge
4
ns
tsu(crs_dvV-ref_clkH)
Setup time, RMII[x]_CRS_DV valid before RMII[x]_REF_CLK rising
edge
4
ns
tsu(rx_erV-ref_clkH)
Setup time, RMII[x]_RX_ER valid before RMII[x]_REF_CLK rising
edge
4
ns
RMII5
th(ref_clkH-rxdV)
Hold time, RMII[x]_RXD[1:0] valid after RMII[x]_REF_CLK rising
edge
2
ns
th(ref_clkH-crs_dvV)
Hold time, RMII[x]_CRS_DV valid after RMII[x]_REF_CLK rising
edge
2
ns
th(ref_clkH-rx_erV)
Hold time, RMII[x]_RX_ER valid after RMII[x]_REF_CLK rising edge
2
ns
RMII4
RMII5
RMII[x]_
_
REF CLK
RMII[x]_RXD[1:0], RMII[x]_CRS_DV,
RMII[x]_RX_ER
Figure 6-49. CPSW9G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RXER Timing Requirements – RMII
Mode
Section 6.9.5.4.2.3 and present switching characteristics for CPSW9G RMII transmit.
www.ti.com
TDA4VM-Q1, TDA4VM
SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
217
Product Folder Links: TDA4VM-Q1 TDA4VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com