TDA4VM21 datasheet(213/331 Pages) TI

213 / 331 page

RMII4

RMII5

RMII[x]_

REF CLK

RMII[x]_RXD[1:0], RMII[x]_CRS_DV,

RMII[x]_RX_ER

Figure 6-43. CPSW2G RMII[x]_RXD[1:0], RMII[x]_CRS_DV, RMII[x]_RX_ER Timing Requirements – RMII

Mode

Section 6.9.5.3.2.3, and Figure 6-44 present switching characteristics for CPSW2G RMII Transmit.

6.9.5.3.2.3 CPSW2G RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode

see Figure 6-44

NO.

PARAMETER

MIN

MAX UNIT

RMII6

td(ref_clkH-txdV)

Delay time, RMII[x]_REF_CLK rising edge to RMII[x]_TXD[1:0] valid

td(ref_clkH-tx_enV)

Delay time, RMII[x]_REF_CLK rising edge to RMII[x]_TX_EN valid

RMII[x]_TXD[1:0], RMII[x]_TX_EN

RMII6

RMII[x]_REF_CLK

Figure 6-44. RMII[x]_TXD[1:0], and RMII[x]_TX_EN Switching Characteristics – RMII Mode

6.9.5.3.3 CPSW2G RGMII Timings

Section 6.9.5.3.3.1, Section 6.9.5.3.3.2, and Figure 6-46 present timing requirements for receive RGMII

operation.

For more information, see Gigabit Ethernet MAC (MCU_CPSW0) section in Peripherals chapter in the device

TRM.

Table 6-43. CPSW2G RGMII Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

2.64

V/ns

OUTPUT CONDITIONS

Output load capacitance

PCB CONNECTIVITY REQUIREMENTS

td(Trace Mismatch

Delay)

Propagation delay mismatch across all traces

RGMII[x]_RXC,

RGMII[x]_RD[3:0],

RGMII[x]_RX_CTL

RGMII[x]_TXC,

RGMII[x]_TD[3:0],

RGMII[x]_TX_CTL

www.ti.com

TDA4VM-Q1, TDA4VM

SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024

Submit Document Feedback

213

Product Folder Links: TDA4VM-Q1 TDA4VM

TDA4VM21 Datasheet(PDF) 213 Page - Texas Instruments

TDA4VM21 Datasheet(HTML) 213 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL