 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA4VM21 Datasheet(PDF) 215 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VM21 Datasheet(HTML) 215 Page - Texas Instruments |
|
|
215 / 331 page  6.9.5.3.3.3 CPSW2G RGMII[x]_TXC Switching Characteristics – RGMII Mode NO. PARAMETER MODE MIN MAX UNIT RGMII6 tc(txc) Cycle time, RGMII[x]_TXC 10Mbps 360 440 ns 100Mbps 36 44 ns 1000Mbps 7.2 8.8 ns RGMII7 tw(txcH) Pulse duration, RGMII[x]_TXC high 10Mbps 160 240 ns 100Mbps 16 24 ns 1000Mbps 3.6 4.4 ns RGMII8 tw(txcL) Pulse duration, RGMII[x]_TXC low 10Mbps 160 240 ns 100Mbps 16 24 ns 1000Mbps 3.6 4.4 ns 6.9.5.3.3.4 RGMII[x]_TD[3:0], and RGMII[x]_TX_CTL Switching Characteristics – RGMII Mode see Figure 6-46 NO. PARAMETER MODE MIN MAX UNIT RGMII9 tosu(tdV-txcV) Output setup time, RGMII[x]_TD[3:0] valid to RGMII[x]_TXC transition 10Mbps 1.2 ns 100Mbps 1.2 ns 1000Mbps 1.05 ns tosu(tx_ctlV-txcV) Output setup time, RGMII[x]_TX_CTL valid to RGMII[x]_TXC transition 10Mbps 1.2 ns 100Mbps 1.2 ns 1000Mbps 1.05 ns RGMII10 toh(tdV-txcV) Output hold time, RGMII[x]_TD[3:0] valid after RGMII[x]_TXC transition 10Mbps 1.2 ns 100Mbps 1.2 ns 1000Mbps 1.05 ns toh(tx_ctlV-txcV) Output hold time, RGMII[x]_TX_CTL valid after RGMII[x]_TXC transition 10Mbps 1.2 ns 100Mbps 1.2 ns 1000Mbps 1.05 ns RGMII[x]_TXC (A) RGMII[x]_TD[3:0] (B) RGMII[x] TX_CTL _ (B) RGMII9 1st Half-byte TXERR TXEN 2nd Half-byte RGMII7 RGMII8 RGMII6 RGMII10 A. TXC is delayed internally before being driven to the RGMII[x]_TXC pin. This internal delay is always enabled. B. Data and control information is received using both edges of the clocks. RGMII_TD[3:0] carries data bits 3-0 on the rising edge of RGMII_TXC and data bits 7-4 on the falling edge of RGMII_TXC. Similarly, RGMII_TX_CTL carries TXDV on rising edge of RGMII_TXC and RTXERR on falling edge of RGMII_TXC. Figure 6-46. CPSW2G Transmit Interface Timing RGMII Mode 6.9.5.4 CPSW9G For more details about features and additional description information on the device Gigabit Ethernet MAC, see the corresponding sections within , Section 5.3, Signal Descriptions and Section 7, Detailed Description. www.ti.com TDA4VM-Q1, TDA4VM SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 215 Product Folder Links: TDA4VM-Q1 TDA4VM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
