Electronic Components Datasheet Search
  English  ▼

X  

TDA4VM21 Datasheet(PDF) 216 Page - Texas Instruments

Part # TDA4VM21
Description  TDA4VM Processors
PDF  331 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA4VM21 Datasheet(HTML) 216 Page - Texas Instruments

Back Button TDA4VM21 Datasheet HTML 212Page - Texas Instruments TDA4VM21 Datasheet HTML 213Page - Texas Instruments TDA4VM21 Datasheet HTML 214Page - Texas Instruments TDA4VM21 Datasheet HTML 215Page - Texas Instruments TDA4VM21 Datasheet HTML 216Page - Texas Instruments TDA4VM21 Datasheet HTML 217Page - Texas Instruments TDA4VM21 Datasheet HTML 218Page - Texas Instruments TDA4VM21 Datasheet HTML 219Page - Texas Instruments TDA4VM21 Datasheet HTML 220Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 331 page
background image
Table 6-44 represents CPSW9G timing conditions.
Table 6-44. CPSW9G Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input signal slew rate
0.9
3.6
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
10
470
pF
6.9.5.4.1 CPSW9G MDIO Interface Timings
Table 6-45, Table 6-46, and Figure 6-47 present timing requirements and switching characteristics for MDIO.
Table 6-45. CPSW9G MDIO Timing Requirements
NO.
PARAMETER(1)
MIN
MAX
UNIT
MDIO1 tsu(mdioV-mdcH)
Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high
90
ns
MDIO2 th(mdcH-mdioV)
Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high
0
ns
Table 6-46. CPSW9G MDIO Switching Characteristics
NO.
PARAMETER(1)
MIN
MAX
UNIT
MDIO3 tc(mdc)
Cycle time, MDIO[x]_MDC
400
ns
MDIO4 tw(mdcH)
Pulse Duration, MDIO[x]_MDC high
160
ns
MDIO5 tw(mdcL)
Pulse Duration, MDIO[x]_MDC low
160
ns
MDIO7 td(mdcL-mdioV)
Delay time, MDIO[x]_MDC falling edge to MDIO[x]_MDIO valid
-150
150
ns
(1)
x = 0
MDIO3
MDIO1
MDIO2
MDIO7
MDIO4
MDIO5
MDIO[x]_MDC
MDIO[x]_MDIO
(input)
MDIO[x]_MDIO
(output)
CPSW2G_MDIO_TIMING_01
Figure 6-47. CPSW9G MDIO Diagrams Receive and Transmit
6.9.5.4.2 CPSW9G RMII Timings
Table 6-47, Section 6.9.5.4.2.1, Section 6.9.5.4.2.2, and Figure 6-48 present timing requirements for CPSW9G
RMII receive.
Table 6-47. CPSW9G RMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
VDDSHVx(1) = 1.8V
0.108
0.54
V/ns
VDDSHVx(1) = 3.3V
0.4
1.2
V/ns
OUTPUT CONDITIONS
TDA4VM-Q1, TDA4VM
SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024
www.ti.com
216
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TDA4VM-Q1 TDA4VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com