Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TDA4VM21 Datasheet(PDF) 252 Page - Texas Instruments

Part # TDA4VM21
Description  TDA4VM Processors
PDF  331 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA4VM21 Datasheet(HTML) 252 Page - Texas Instruments

Back Button TDA4VM21 Datasheet HTML 248Page - Texas Instruments TDA4VM21 Datasheet HTML 249Page - Texas Instruments TDA4VM21 Datasheet HTML 250Page - Texas Instruments TDA4VM21 Datasheet HTML 251Page - Texas Instruments TDA4VM21 Datasheet HTML 252Page - Texas Instruments TDA4VM21 Datasheet HTML 253Page - Texas Instruments TDA4VM21 Datasheet HTML 254Page - Texas Instruments TDA4VM21 Datasheet HTML 255Page - Texas Instruments TDA4VM21 Datasheet HTML 256Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 252 / 331 page
background image
6.9.5.15 I3C
For more details about features and additional description information on the device Inter-Integrated Circuit, see
the corresponding sections within Section 5.3, Signal Descriptions and Section 7, Detailed Description.
Table 6-60, Table 6-61 , Table 6-62, Figure 6-81, Table 6-64, Figure 6-82, and Figure 6-83 assume testing over
the recommended operating conditions and electrical characteristic conditions.
Table 6-60. I3C Timing Conditions
PARAMETER
MIN
MAX UNIT
INPUT CONDITIONS
SRI
Input slew rate
0.2276
5 V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
50
pF
Table 6-61. I3C Open Drain Timing Requirements
see Figure 6-81
NO.
MODE
MIN
MAX
UNIT
OD4
tsu(sdaV-sclH)
Setup time, SDA valid before SCL rising edge
Master
3
ns
Table 6-62. I3C Open Drain Switching Characteristics
see Figure 6-81
NO.
PARAMETER
MODE
MIN
MAX UNIT
OD1
tw(sclL_od)
Pulse duration, SCL low
Master
200
ns
tw(sclL_od_dig)
tw(sclL_od) +
tf(sda_od), min
ns
OD2
tw(sclH_od)
Pulse duration, SCL high
Master
41
ns
tw(sclH_od_dig)
tw(sclH_od) +
tf(scl)
ns
OD3
tf(sda_od)
Fall time, SDA
Master
tf(scl)
12
ns
OD5
td(sclL-START)
Delay time, SCL low after START (S) condition
Master, ENTAS0
38.4
1000
ns
Master, ENTAS1
38.4
100000
ns
Master, ENTAS2
38.4
2000000
ns
Master, ENTAS3
38.4
50000000
ns
OD6
td(sclH-STOP)
Delay time, SCL high before STOP (P) condition
Master
td(sclV), min / 2
ns
OD7
tw(mmoverlap)
Pulse duration, current master to secondary master
overlap time during handoff
Master
tw(sclL_od_dig)
ns
OD8
tw(aval)
Pulse duration, Bus Available condition
Master
1000
ns
OD9
tw(idle)
Pulse duration, Bus Idle condition
Master
1000000
ns
OD10
tw(mmlock)
Pulse duration, new master not driving SDA low
Master
tw(aval)
ns
TDA4VM-Q1, TDA4VM
SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024
www.ti.com
252
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TDA4VM-Q1 TDA4VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com