Electronic Components Datasheet Search
  English  ▼

X  

TDA4VM21 Datasheet(PDF) 253 Page - Texas Instruments

Part # TDA4VM21
Description  TDA4VM Processors
PDF  331 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA4VM21 Datasheet(HTML) 253 Page - Texas Instruments

Back Button TDA4VM21 Datasheet HTML 249Page - Texas Instruments TDA4VM21 Datasheet HTML 250Page - Texas Instruments TDA4VM21 Datasheet HTML 251Page - Texas Instruments TDA4VM21 Datasheet HTML 252Page - Texas Instruments TDA4VM21 Datasheet HTML 253Page - Texas Instruments TDA4VM21 Datasheet HTML 254Page - Texas Instruments TDA4VM21 Datasheet HTML 255Page - Texas Instruments TDA4VM21 Datasheet HTML 256Page - Texas Instruments TDA4VM21 Datasheet HTML 257Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 253 / 331 page
background image
- Open drain with weak pull-up
- Open drain with weak pull-up
SCL
SDA
O 2
D
O 1
D
Start
Stop
Repeated
Start
Stop
0.7xVDD
0.3xVDD
0.7xVDD
0.3xVDD
O 3
D
O 5
D
OD4
OD6
Figure 6-81. I3C Open Drain Timing Requirements
Table 6-63. I3C Push-Pull Timing Requirements - SDR and HDR-DDR Modes
Figure 6-82 and Figure 6-83
NO.
MODE
MIN
MAX
UNIT
D8
th(sclV-sdaV)
Hold time, SDA valid after SCL transition
Master
tr(scl) + 3 and tf(scl) + 3
ns
D9
tsu(sdaV-sclV)
Seutp time, SDA valid before SCL transition
Master
3
ns
Table 6-64. I3C Push-Pull Switching Characteristics - SDR and HDR-DDR Modes
see Figure 6-83, Figure 6-82
NO.
PARAMETER
MODE
MIN
MAX UNIT
D1
tc(scl)
Cycle time, SCL
Master
80
100000
ns
D2
tw(sclL)
Pulse duration, SCL low
Master
24
ns
tw(sclL_dig)
32
ns
D4
tw(sclH)
Pulse duration, SCL high
Master
24
ns
tw(sclH_dig)
32
ns
D6
tr(scl)
Rise time, SCL
Master
150 × 1 / tc(scl)
60
ns
D7
tf(scl)
Fall time, SCL
Master
150 × 1 / tc(scl)
60
ns
D10
td(Sr-sclV)
Delay time, SCL valid after Repeated START (Sr) Master
td(sclV-START), min
ns
D11
td(sclV-Sr)
Delay time, Repeated START (Sr) after SCL valid Master
td(sclV-START),
min / 2
ns
SCL
SDA
D1
D2
D8
D9
Start
Stop
Repeated
Start
Stop
0.7xVDD
0.3xVDD
0.7xVDD
0.3xVDD
D4
D11
D10
D8
D9
D8
D9
D8
D9
Figure 6-82. I3C Push-Pull Timing Requirements - HDR-DDR Mode
SCL
SDA
D1
D2
D8
D9
Start
Stop
Repeated
Start
Stop
0.7xVDD
0.3xVDD
0.7xVDD
0.3xVDD
D4
D11
D10
Figure 6-83. I3C Push-Pull Timing Requirements - SDR Mode
www.ti.com
TDA4VM-Q1, TDA4VM
SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
253
Product Folder Links: TDA4VM-Q1 TDA4VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com