 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA4VM21 Datasheet(PDF) 280 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VM21 Datasheet(HTML) 280 Page - Texas Instruments |
|
|
280 / 331 page  6.9.5.21.1 OSPI PHY Mode 6.9.5.21.1.1 OSPI With Data Training Note I/O timing requirements and switching characteristics are not applicable when OSPI is used with data training. Follow the Section 8.3.2, OSPI and QSPI Board Design and Layout Guidelines section to ensure proper operation. 6.9.5.21.1.1.1 OSPI Switching Characteristics – Data Training PARAMETER DESCRIPTION MODE MIN MAX UNIT tc(CLK) Cycle time, CLK DDR, 1.8V 6 ns DDR, 3.3V 7.5 ns tc(CLK) Cycle time, CLK SDR, 1.8V 6 ns SDR, 3.3V 7.5 ns 6.9.5.21.1.2 OSPI Without Data Training Note The I/O Timings provided in this section are only applicable when data training is not implemented. Additionally, the I/O Timings are valid only for some OSPI usage modes when the corresponding DLL Delays are configured as described in Table 6-101 found in this section. Section 6.9.5.21.1.2.4, Section 6.9.5.21.1.2.2, Section 6.9.5.21.1.2, and Section 6.9.5.21.1.2 present switching characteristics for OSPI DDR and SDR Mode. 6.9.5.21.1.2.1 OSPI Timing Requirements – SDR Mode Table 6-101. OSPI DLL Delay Mapping - SDR Timing Modes MODE OSPI_PHY_CONFIGURATION_REG BIT FIELD DELAY VALUE All modes PHY_CONFIG_TX_DLL_DELAY_FLD 0x0 PHY_CONFIG_RX_DLL_DELAY_FLD 0x0 NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT O19 tsu(D-CLK) Setup time, D[i:0] valid before active CLK edge(1) 1.8V, Internal Loopback -2.19 ns 3.3V, Internal Loopback -1.71 ns O20 th(CLK-D) Hold time, D[i:0] valid after active CLK edge(1) 1.8V, Internal Loopback 7.62 ns 3.3V, Internal Loopbacl 8.1 ns O21 tsu(D-LBCLK) Setup time, D[i:0] valid before active LBCLK input (DQS) edge(1) 1.8V, External Board Loopback -3.1 ns 3.3V, External Board Loopback -2.72 ns O22 th(LBCLK-D) Hold time, D[i:0] valid after active LBCLK input (DQS) edge(1) 1.8V, External Board Loopback 3.81 ns 3.3V, External Board Loopback 4.33 ns (1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1 TDA4VM-Q1, TDA4VM SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024 www.ti.com 280 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TDA4VM-Q1 TDA4VM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
