| Electronic Components Datasheet Search |
|
FXLS8971CF Datasheet(PDF) 18 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS8971CF Datasheet(HTML) 18 Page - NXP Semiconductors |
|
18 / 100 page ![]() NXP Semiconductors FXLS8971CF 3-Axis Low-g Accelerometer 12.1.2.5 I2C data sequence diagrams aaa-040837 Device Address[6:0] <Single Byte Read> <Multiple Byte Read> <Single Byte Write> <Multiple Byte Write> Legend Primary Secondary Primary Secondary Primary Secondary Primary Secondary Primary ST: Start Condition SP: Stop Condition ACK: Acknowledge NACK: No Acknowledge W: Write = 0 SR: Repeated Start Condition Secondary Register Address[7:0] ST SR Device Address[6:0] R SP NACK W ACK ACK ACK DATA[7:0] ACK ACK ACK DATA[7:0] continued Device Address[6:0] Register Address[7:0] ST SR SP Device Address[6:0] R ACK ACK NACK SP Data[7:0] Data[7:0] Data[7:0] ACK W ACK ACK Device Address[6:0] Register Address[7:0] ST Data[7:0] ACK W SP ACK ACK Device Address[6:0] Register Address[7:0] ST Data[7:0] Data[7:0] ACK ACK W Figure 8. I2C Data Sequence Diagrams 13 SPI interface The SPI interface is a classic primary/secondary serial port. FXLS8971CF is always considered to be the secondary device and therefore never initiates communication with the host processor. The SPI interface of FXLS8971CF is compatible with interface mode 00, corresponding to CPOL = 0 and CPHA = 0. For CPOL = 0, the idle value of the clock is zero, and the active value of the clock is 1. For CPHA = 0, data is captured on the rising edge (low to high transition) of the clock, and data is propagated on the falling edge (high to low transition) of the clock. 13.1 General SPI operation The SPI_CS_B pin is driven low at the start of a transaction, held low during the transfer, and then driven high again after the transaction is completed. During a transaction, the primary toggles the clock (SCLK). The SCLK polarity is defined as having an idle value that is low, and an active phase that is high (CPOL = 0). Serial input and output data is captured on the rising edge of the clock and propagated on the falling edge (CPHA = 0). Single-byte read and single-byte write operations are completed in 24 SCLK cycles; multiple-byte reads and FXLS8971CF All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 2.1 — 7 March 2024 18 / 100 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |