| Electronic Components Datasheet Search |
|
FXLS8971CF Datasheet(PDF) 74 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS8971CF Datasheet(HTML) 74 Page - NXP Semiconductors |
|
74 / 100 page ![]() NXP Semiconductors FXLS8971CF 3-Axis Low-g Accelerometer aaa-040849 N+1 N-1 Previous reference SDCD compare using previous reference and decimator data N Reference is updated after comparison with decimator data N SDCD compare using updated reference and decimator data N = 1 ADC sample Decimator output Decimator ODR l2C write ref_upd ref_upd Updated reference with decimator data N N 2 1 1 2 Figure 21. SDCD REF_UPD timing diagram 15.5.5 SDCD_OT_DBCNT register (address 31h) Debounce count threshold register for SDCD outside-of-thresholds condition event detection. The timer count period is equal to the selected ODR period in LPM and HPM modes, and to the effective ODR period (measurement + idle time) in FPM. This register sets the minimum number of debounce counts needed to recognize the SDCD outside-of-threshold function event condition as true. A transition from Standby to Active, Active to Standby, or Auto-WAKE/SLEEP mode change resets the internal counter. Bit 7 6 5 4 3 2 1 0 Name SDCD_OT_DBCNT[7:0] Reset (BT_MODE = GND) 0 0 0 0 0 0 0 0 Reset (BT_MODE = VDD) 0 0 0 0 0 0 0 0 Access R/W R/W R/W R/W R/W R/W R/W R/W Table 104. SDCD_OT_DBCNT register (address 31h) bit allocation Field Description 7 to 0 SDCD_OT_ DBCNT[7:0] This value defines the minimum number of debounce counts required for the detection of an outside- of-thresholds condition. The OT_DBCNTM bit determines the behavior of the counter when the condition of interest is false. The time step for the counter is the same as the selected ODR period (or effective ODR period in FPM). Table 105. SDCD_OT_DBCNT register (address 31h) bit description 15.5.6 SDCD_WT_DBCNT register (address 32h) Debounce count threshold register for SDCD within-thresholds condition event detection. The timer count period is equal to the selected ODR period in LPM and HPM modes, and to the effective ODR period (measurement + idle time) in FPM. FXLS8971CF All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Product data sheet Rev. 2.1 — 7 March 2024 74 / 100 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |