Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

FXLS8971CF Datasheet(PDF) 50 Page - NXP Semiconductors

Part # FXLS8971CF
Description  3-Axis Low-g Accelerometer
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8971CF Datasheet(HTML) 50 Page - NXP Semiconductors

Back Button FXLS8971CF Datasheet HTML 46Page - NXP Semiconductors FXLS8971CF Datasheet HTML 47Page - NXP Semiconductors FXLS8971CF Datasheet HTML 48Page - NXP Semiconductors FXLS8971CF Datasheet HTML 49Page - NXP Semiconductors FXLS8971CF Datasheet HTML 50Page - NXP Semiconductors FXLS8971CF Datasheet HTML 51Page - NXP Semiconductors FXLS8971CF Datasheet HTML 52Page - NXP Semiconductors FXLS8971CF Datasheet HTML 53Page - NXP Semiconductors FXLS8971CF Datasheet HTML 54Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 100 page
background image
NXP Semiconductors
FXLS8971CF
3-Axis Low-g Accelerometer
DEC[3]
DEC[2]
DEC[1]
DEC[0]
Decimation selection
(samples)
Measurement time
(ms)
0
0
0
0
1
0.3125
0
0
0
1
2
0.625
0
0
1
0
4
1.25
0
0
1
1
8
2.5
0
1
0
0
16
5
0
1
0
1
32
10
0
1
1
0
64
20
0
1
1
1
128
40
1
0
0
0
256
80
1
0
0
1
512
160
1
0
1
0
1024
320
1
0
1
1
2048
640
1
1
0
0
4096
1280
1
1
0
1
4096
1280
1
1
1
0
4096
1280
1
1
1
1
4096
1280
Table 54. WAKE and SLEEP decimation settings in Flexible Power mode
15.3.4 SENS_CONFIG4 register (address 18h)
Bit
7
6
5
4
3
2
1
0
Name
EXT_
TRIG_M
WAKE_
SDCD_WT
WAKE_
SDCD_OT
WAKE_
ORIENT
DRDY_PUL INT2_FUNC
INT_
PP_OD
INT_POL
Reset
0
0
0
0
0
0
0
1
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 55. SENS_CONFIG4 register (address 18h) bit allocation
Field
Description
7
EXT_TRIG_M
External trigger function acquisition mode.
0 (default): Each positive going trigger edge causes a single ADC acquisition to be made. When
the number of acquisitions specified by the current operating mode decimation setting have been
triggered, the final decimated output is stored in the
OUT_X/Y/Z registers or the buffer depending on
the setting made in
BUF_CONFIG1[BUF_MODE[1:0]]. .
1: Each positive going trigger edge causes multiple ADC acquisitions. The number of acquisitions
are specified by the current operating mode decimation setting[1]. Once the specified number of
acquisitions have been made, the final decimated output is stored in the
OUT_X/Y/Z registers or the
buffer depending on the setting made in
BUF_CONFIG1[BUF_MODE[1:0]].
Notes:
• The EXT_TRIG_M setting only applies when INT2_FUNC = 1.
Table 56. SENS_CONFIG4 register (address 18h) bit description
FXLS8971CF
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 2.1 — 7 March 2024
50 / 100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com