| Electronic Components Datasheet Search |
|
DSP56721 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56721 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc |
|
25 / 54 page ![]() SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1 Freescale Semiconductor 25 47 Start condition hold time THD;STA 4.0 – 0.6 – μs 48 SCL low period TLOW 4.7 – 1.3 – μs 49 SCL high period THIGH 4.0 – 1.3 – μs 50 SCL and SDA rise time TR – 5.0 – 5.0 ns 51 SCL and SDA fall time TF – 5.0 – 5.0 ns 52 Data set-up time TSU;DAT 250 – 100 – ns 53 Data hold time THD;DAT 0.0 – 0.0 0.9 μs 54 DSP clock frequency • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled FOSC 10.6 10.6 11.8 13.1 – – – – 28.5 28.5 39.7 61.0 – – – – MHz MHz MHz MHz 55 SCL low to data out valid TVD;DAT – 3.4 – 0.9 μs 56 Stop condition setup time TSU;STO 4.0 – 0.6 – μs 57 HREQ in deassertion to last SCL edge (HREQ in set-up time) tSU;RQI 0.0 – 0.0 – ns 58 First SCL sampling edge to HREQ output deassertion2 • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled TNG;RQO 4 × T C + 30 4 × T C + 50 4 × T C + 130 4 × T C + 230 – – – – 50.0 70.0 250.0 150.0 – – – – 50.0 70.0 150.0 250.0 ns ns ns ns 59 Last SCL edge to HREQ output not deasserted2 • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled TAS;RQO 2 × T C + 30 2 × T C + 40 2 × T C + 80 2 × T C + 130 40 50 90 140 – – – – 40 50 90 140 – – – – ns ns ns ns 60 HREQ in assertion to first SCL edge • Filters bypassed • Very Narrow filters enabled • Narrow filters enabled • Wide filters enabled TAS;RQI 4327 4317 4282 4227 – – – – 927 917 877 827 – – – – ns ns ns ns 61 First SCL edge to HREQ is not asserted (HREQ in hold time.) tHO;RQI 0.0 – 0.0 – ns Notes: 1. VCORE_VDD = 1.00± 0.10 V; TJ = -40°C to 125°C; CL = 50 pF. 2. Pull-up resistor: R P (min) = 1.5K Ohms. 3. Capacitive load: C b (max) = 50 pF. 4. All times assume noise free inputs. 5. All times assume internal clock frequency of 200 MHz. 6. SHI_1 specs match those of SHI. Table 12. SHI I2C Protocol Timing Parameters (Continued) Standard I2C No. Characteristics1,2,3,4,5 Symbol/ Expression Standard Fast-Mode Unit Min Max Min Max |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |