Electronic Components Datasheet Search
  English  ▼

X  

DSP56721 Datasheet(PDF) 14 Page - Freescale Semiconductor, Inc

Part # DSP56721
Description  SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56721 Datasheet(HTML) 14 Page - Freescale Semiconductor, Inc

Back Button DSP56721 Datasheet HTML 10Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 11Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 12Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 13Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 14Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 15Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 16Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 17Page - Freescale Semiconductor, Inc DSP56721 Datasheet HTML 18Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 54 page
background image
SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1
Freescale Semiconductor
14
2.1.8
Reset, Stop, Mode Select, and Interrupt Timing
For reset, stop, mode select, and interrupt timing, see Table 9.
2
EXTAL input low1
(40% to 60% duty cycle)
• Crystal oscillator
• Square wave input
Etl
16.67
2.5
100
inf
ns
3
EXTAL cycle time
• With PLL disabled
• With PLL enabled
Etc
5
33.3
inf
500
ns
4
Instruction cycle time
• With PLL disabled
• With PLL enabled
Tc
5.00
5.00
inf
5120
ns
Notes:
1.
Measured at 50% of the input transition.
2.
The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock
high or low time required for correct operation, however, remains the same at lower operating frequencies;
therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle
as long as the minimum high time and low time requirements are met.
3.
A valid clock signal must be applied to the EXTAL pin within 3 ms of the DSP56720/DSP56721 being
powered up.
Table 9. Reset, Stop, Mode Select, and Interrupt Timing Parameters
No.
Characteristics
Expression
Min
Max
Unit
10
Delay from RESET assertion to all pins at reset value3
–
–
11
ns
11
Required RESET duration4
• Power on, external clock generator, PLL disabled
• Power on, external clock generator, PLL enabled
2 x TC
2 x TC
10
10
–
–
ns
ns
13
Syn reset deassert delay time
• Minimum
2
× T
C
10
–
ns
• Maximum (PLL enabled)
(2 x TC)+TLOCK
200
–
us
14
Mode select setup time
–
10.0
–
ns
15
Mode select hold time
–
10.0
–
ns
16
Minimum edge-triggered interrupt request assertion width
–
4
–
ns
17
Minimum edge-triggered interrupt request deassertion width
–
4
–
ns
18
Delay from interrupt trigger to interrupt code execution
10
× T
C + 4
54
–
ns
Table 8. Clock Operation (Continued)
No.
Characteristics
Symbol
Min
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com