DSP56721 datasheet(36/54 Pages) FREESCALE

36 / 54 page

SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1

Freescale Semiconductor

320

Write data strobe assertion width

HACK write assertion width

–

13.2

–

321

Write data strobe deassertion width

HACK write deassertion width

• after ICR, CVR and “Last Data Register” writes

× T

C + 6.6

16.6

–

• after IVR writes, or

• after TXH:TXM writes (with HBE=0), or

• after TXL:TXM writes (with HBE=1)

–16.5

–

322

HAS assertion width

–

9.9

–

323

HAS deassertion to data strobe assertion

–0.0

–

324

Host data input setup time before write data strobe deassertion

Host data input setup time before HACK write deassertion

–9.9

–

325

Host data input hold time after write data strobe deassertion

Host data input hold time after HACK write deassertion

–3.3

–

326

Read data strobe assertion to output data active from high impedance

HACK read assertion to output data active from high impedance

–3.3

–

327

Read data strobe assertion to output data valid

HACK read assertion to output data valid

––

24.2

328

Read data strobe deassertion to output data high impedance

HACK read deassertion to output data high impedance

––

9.9

329

Output data hold time after read data strobe deassertion

Output data hold time after HACK read deassertion

–3.3

–

330

HCS assertion to read data strobe deassertion

TC + 9.9

14.9

–

331

HCS assertion to write data strobe deassertion

–9.9

–

332

HCS assertion to output data valid

–

19.1

333

HCS hold time after data strobe deassertion

–0.0

–

334

Address (AD7–AD0) setup time before HAS deassertion (HMUX=1)

–

4.7

–

335

Address (AD7–AD0) hold time after HAS deassertion (HMUX=1)

–

3.3

–

336

A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/W setup time before data

strobe assertion

•Read

–0

–

• Write

–4.7

–

337

A10–A8 (HMUX=1), A2–A0 (HMUX=0), HR/W hold time after data strobe

deassertion

–3.3

–

338

Delay from read data strobe deassertion to

host request assertion for “Last Data Register” read

3, 4, 9

5.0

–

Table 18. HDI24 Timing Parameters (Continued)

No.

Characteristics

Expression

200 MHz

Unit

Min

Max

DSP56721 Datasheet(PDF) 36 Page - Freescale Semiconductor, Inc

DSP56721 Datasheet(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL