| Electronic Components Datasheet Search |
|
DSP56721 Datasheet(PDF) 12 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56721 Datasheet(HTML) 12 Page - Freescale Semiconductor, Inc |
|
12 / 54 page ![]() SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1 Freescale Semiconductor 12 2.1.5 AC Electrical Characteristics The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.8 V and a VIH minimum of 2.0 V for all pins. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal’s transition. DSP56720/DSP56721 output levels are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively. 2.1.6 Internal Clocks Internal clock characteristics are listed in Table 7. Internal supply current1 (core only) at internal clock of 200 MHz • In Normal mode ICCI – 190 780 mA • In Wait mode ICCW – 90 680 mA • In Stop mode2 ICCS – 50 640 mA Input capacitance CIN –– 10 pF Notes: 1. The Current Consumption section provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks. The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with VCORE_VDD = 1.0V, VDD_IO = 3.3V at TJ = 25°C. Maximum internal supply current is measured with VCORE_VDD = 1.10V, VIO_VDD) = 3.6V at TJ = 125°C. 2. In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (i.e., not allowed to float). Table 7. Internal Clocks No. Characteristics Symbol Min Typ Max Unit Condition 1 Comparison Frequency Fref 2 – 8 MHz Fref = Fin/NR 2 Input Clock Frequency Fin Max = 200 MHz 3 PLL VCO Frequency Fvco 200 – 400 MHz Fvco = (Fin * NF)/NR 4 Output Clock Frequency[1] • with PLL enabled • with PLL disabled Fout 25 – – 200 200 MHz Fout= Fvco/NO Fout = Fin 5 Duty Cycle – 40 50 60 % Fvco= 200 MHz – 400 MHz Notes: Fin = External frequency, NF = Multiplication Factor, NR = Predivision Factor, NO = Output Divider Table 6. DC Electrical Characteristics (Continued) Characteristics Symbol Min Typ Max Unit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |