DSP56721 datasheet(45/54 Pages) FREESCALE

Part #	DSP56721

Description	SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors

PDF	54 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

45 / 54 page

SymphonyTM DSP56720 / DSP56721 Multi-Core Audio Processors, Rev.1

Freescale Semiconductor

Table 21. EMC Timing Parameters (EMC PLL Bypassed; LRCC[CLKDIV] = 4)

Parameter

Symbol

Min

Max

Unit

LCLK cycle time

Tclk

–

Input setup to LCLK (except LGTA/LUPWAIT)

Tin_s

–

Input hold from LCLK (except LGTA/LUPWAIT)1

Tin_h

-1

–

LGTA valid time

Tgta

–

LUPWAIT valid time

Tupwait

–

LALE negedge to LAD (address phase) invalid (address latch hold time)

Tale_h

–

LALE valid time

Tale

–

Output setup from LCLK (except LAD[23:0] and LALE)

Tout_s

–

Output hold from LCLK (except LAD[23:0] and LALE)

Tout_h

–

LAD[23:0] output setup from LCLK

Tad_s

–

LAD[23:0] output hold from LCLK

Tad_h

–

LCLK to output high impedance for LAD[23:0]

Tad_z

–

9ns

Notes:

1. A negative hold time means that the signal could be invalid before the LCLK rising edge.

DSP56721 Datasheet(PDF) 45 Page - Freescale Semiconductor, Inc

DSP56721 Datasheet(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL