Electronic Components Datasheet Search
  English  ▼

X  

TAS3202 Datasheet(PDF) 5 Page - Texas Instruments

Part # TAS3202
Description  AUDIO DSP WITH ANALOG INTERFACE
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TAS3202 Datasheet(HTML) 5 Page - Texas Instruments

  TAS3202 Datasheet HTML 1Page - Texas Instruments TAS3202 Datasheet HTML 2Page - Texas Instruments TAS3202 Datasheet HTML 3Page - Texas Instruments TAS3202 Datasheet HTML 4Page - Texas Instruments TAS3202 Datasheet HTML 5Page - Texas Instruments TAS3202 Datasheet HTML 6Page - Texas Instruments TAS3202 Datasheet HTML 7Page - Texas Instruments TAS3202 Datasheet HTML 8Page - Texas Instruments TAS3202 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 69 page
background image
DPLL
×5.5
÷4
135-MHz DCLK
Microprocessor Clock
MCLK_OUT
MCLK_OUT2
MCLK_OUT3
Programmable
Divider
÷2
÷2
÷2
÷64
÷2
Programmable
Divider
Master/
Slave
LRCLK_OUT
SCLK_OUT
SDOUT
To DAP
Parallel
Data
SDIN
From DAP
Parallel
Data
LRCLK
Re-Creation
Serial
Audio Port
Receiver
Serial
Audio Port
Transmitter
256Fs
128Fs
64Fs
512Fs
Crystal
MCLKI
24.576 MHz
Oscillator
24.576 MHz
TAS3202
www.ti.com
SLES208B – JUNE 2009 – REVISED MARCH 2011
2.5
Clocks, Digital Phase-Locked Loop (PLL), and Serial Data Interface
These modules provide the timing and serial data interface for the TAS3202. The clocking system for the
device is illustrated in Figure 2-1. The TAS3202 can be either clock master or clock slave depending on
the configuration. However, clock master mode is the primary mode of operation.
Figure 2-1. Clock Generation
DISCLAIMER: Analog performance is not ensured in slave mode, as the analog performance depends
upon the quality of the MCLK_IN. The TAS3202 is not robust with respect to MCLK_IN errors (glitches,
etc.); if the MCLK_IN frequency changes under operation, the device must be reset.
I2C clock master operation:
•
External 512Fs crystal oscillator is used to generate all internal clocks plus all clocks for external
asynchronous sampling rate converter (ASRC) output (if external ASRC is present).
•
LRCLK_OUT is fixed at 48 kHz (Fs).
•
SCLK_OUT is fixed at 64Fs.
•
MCLK_OUT is fixed at 256Fs. In master mode, the external ASRC converts incoming serial audio data
to 48-kHz sample rate synchronous to the internally generated serial audio data clocks.
•
In master mode, all clocks generated for the TAS3202 are derived from the 24.576-MHz crystal. The
internal oscillator drives the crystal and generates the main clock to digital PLL (DPLL), master clock
outputs, 256Fs clock to the ADC, and 128Fs clock to the DAC. The DPLL generates internal clocks for
the DAP and the 8051 microprocessor.
Copyright © 2009–2011, Texas Instruments Incorporated
Functional Description
5
Submit Documentation Feedback
Product Folder Link(s): TAS3202



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com