| Electronic Components Datasheet Search |
|
AD7148 Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7148 Datasheet(HTML) 5 Page - Analog Devices |
|
5 / 56 page ![]() AD7148 Rev. 0 | Page 5 of 56 I2C TIMING SPECIFICATIONS (AD7148-1) TA = −40°C to +85°C, VDRIVE = 1.65 V to 3.6 V, VCC = 2.6 V to 3.6 V, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input signals timed from a voltage level of 1.6 V. Table 4. Parameter1 Limit Unit Description fSCLK 400 kHz max t1 0.6 μs min Start condition hold time, tHD; STA t2 1.3 μs min Clock low period, tLOW t3 0.6 μs min Clock high period, tHIGH t4 100 ns min Data setup time, tSU; DAT t5 300 ns min Data hold time, tHD; DAT t6 0.6 μs min Stop condition setup time, tSU; STO t7 0.6 μs min Start condition setup time, tSU; STA t8 1.3 μs min Bus free time between stop and start conditions, tBUF tR 300 ns max Clock/data rise time tF 300 ns max Clock/data fall time 1 Guaranteed by design, not production tested. I2C Timing Diagram SCLK SDA tR tF t2 t5 t1 t3 t4 STOP START STOP START t7 t6 t1 t8 Figure 2. I2C Detailed Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |