Electronic Components Datasheet Search
  English  ▼

X  

CDCE937 Datasheet(PDF) 8 Page - Texas Instruments

Part # CDCE937
Description  CDCEx937-Q1 Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V LVCMOS Outputs
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

CDCE937 Datasheet(HTML) 8 Page - Texas Instruments

Back Button CDCE937 Datasheet HTML 4Page - Texas Instruments CDCE937 Datasheet HTML 5Page - Texas Instruments CDCE937 Datasheet HTML 6Page - Texas Instruments CDCE937 Datasheet HTML 7Page - Texas Instruments CDCE937 Datasheet HTML 8Page - Texas Instruments CDCE937 Datasheet HTML 9Page - Texas Instruments CDCE937 Datasheet HTML 10Page - Texas Instruments CDCE937 Datasheet HTML 11Page - Texas Instruments CDCE937 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 39 page
background image
8
CDCE937-Q1, CDCEL937-Q1
SCAS892C – FEBRUARY 2010 – REVISED DECEMBER 2016
www.ti.com
Product Folder Links: CDCE937-Q1 CDCEL937-Q1
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
Electrical Characteristics (continued)
over recommended operating ambient temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP(1)
MAX
UNIT
VIL
SDA and SCL input low voltage(6)
0.3 × VDD
V
VOL
SDA low-level output voltage
IOL = 3 mA, VDD = 1.7 V
0.2 × VDD
V
CI
SCL/SDA Input capacitance
VI = 0 V or VDD
3
10
pF
EEPROM
EEcyc
Programming cycles of EEPROM
1000
cycles
EEret
Data retention
10
years
8.6 Timing Requirements
over recommended ranges of supply voltage, load, and operating ambient temperature (see Figure 12)
MIN
NOM
MAX
UNIT
CLK_IN
fCLK
LVCMOS clock input frequency
PLL bypass mode
0
160
MHz
PLL mode
8
160
tr / tf
Rise and fall time CLK signal (20% to 80%)
3
ns
dutyCLK
Duty cycle CLK at VDD/2
40%
60%
SDA and SCL
fSCL
SCL clock frequency
Standard mode
0
100
kHz
Fast mode
0
400
tsu(START)
START setup time (SCL high before SDA low)
Standard mode
4.7
µs
Fast mode
0.6
th(START)
START hold time (SCL low after SDA low)
Standard mode
4
µs
Fast mode
0.6
tw(SCLL)
SCL low-pulse duration
Standard mode
4.7
µs
Fast mode
1.3
tw(SCLH)
SCL high-pulse duration
Standard mode
4
µs
Fast mode
0.6
th(SDA)
SDA hold time (SDA valid after SCL low)
Standard mode
0
3.45
µs
Fast mode
0
0.9
tsu(SDA)
SDA setup time
Standard mode
250
ns
Fast mode
100
tr
SCL/SDA input rise time
Standard mode
1000
ns
Fast mode
300
tf
SCL/SDA input fall time, standard mode and fast mode
300
ns
tsu(STOP)
STOP setup time
Standard mode
4
µs
Fast mode
0.6
tBUS
Bus free time between a STOP and START condition
Standard mode
4.7
µs
Fast mode
1.3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com