SH7124 datasheet(13/782 Pages) RENESAS

13 / 782 page

Rev. 3.00 Sep. 27, 2007 Page xiii of xx

9.3.13 Timer General Register (TGR) ............................................................................. 209

9.3.14 Timer Start Register (TSTR) ................................................................................ 210

9.3.15 Timer Synchronous Register (TSYR)................................................................... 212

9.3.16 Timer Counter Synchronous Start Register (TCSYSTR) ..................................... 214

9.3.17 Timer Read/Write Enable Register (TRWER) ..................................................... 216

9.3.18 Timer Output Master Enable Register (TOER) .................................................... 217

9.3.19 Timer Output Control Register 1 (TOCR1) .......................................................... 218

9.3.20 Timer Output Control Register 2 (TOCR2) .......................................................... 221

9.3.21 Timer Output Level Buffer Register (TOLBR) .................................................... 224

9.3.22 Timer Gate Control Register (TGCR) .................................................................. 225

9.3.23 Timer Subcounter (TCNTS) ................................................................................. 227

9.3.24 Timer Dead Time Data Register (TDDR)............................................................. 228

9.3.25 Timer Cycle Data Register (TCDR) ..................................................................... 228

9.3.26 Timer Cycle Buffer Register (TCBR)................................................................... 229

9.3.27 Timer Interrupt Skipping Set Register (TITCR) ................................................... 229

9.3.28 Timer Interrupt Skipping Counter (TITCNT)....................................................... 231

9.3.29 Timer Buffer Transfer Set Register (TBTER) ...................................................... 232

9.3.30 Timer Dead Time Enable Register (TDER).......................................................... 234

9.3.31 Timer Waveform Control Register (TWCR) ........................................................ 235

9.3.32 Bus Master Interface............................................................................................. 236

9.4

Operation ........................................................................................................................... 237

9.4.1

Basic Functions..................................................................................................... 237

9.4.2

Synchronous Operation......................................................................................... 243

9.4.3

Buffer Operation................................................................................................... 245

9.4.4

Cascaded Operation .............................................................................................. 249

9.4.5

PWM Modes ......................................................................................................... 254

9.4.6

Phase Counting Mode........................................................................................... 259

9.4.7

Reset-Synchronized PWM Mode ......................................................................... 266

9.4.8

Complementary PWM Mode................................................................................ 269

9.4.9

A/D Converter Start Request Delaying Function.................................................. 308

9.4.10 External Pulse Width Measurement...................................................................... 312

9.4.11 Dead Time Compensation .................................................................................... 313

9.4.12 TCNT Capture at Crest and/or Trough in Complementary PWM Operation ....... 315

9.5

Interrupt Sources................................................................................................................ 316

9.5.1

Interrupt Sources and Priorities ............................................................................ 316

9.5.2

A/D Converter Activation..................................................................................... 319

9.6

Operation Timing............................................................................................................... 321

9.6.1

Input/Output Timing ............................................................................................. 321

9.6.2

Interrupt Signal Timing ........................................................................................ 328

9.7

Usage Notes ....................................................................................................................... 332

SH7124 Datasheet(PDF) 13 Page - Renesas Technology Corp

SH7124 Datasheet(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL