LPC1111FDH20SLASH002 datasheet(28/127 Pages) NXP

28 / 127 page

LPC111X

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9.2 — 26 March 2014

28 of 127

NXP Semiconductors

LPC1110/11/12/13/14/15

32-bit ARM Cortex-M0 microcontroller

[1]

Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to full VDD level ); IA = inactive,

no pull-up/down enabled.

[2]

5 V tolerant pad. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to reset the chip and wake up

from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down mode. See Figure 52 for the

reset pad configuration.

[3]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 51).

[4]

I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus. The pin requires an external

pull-up to provide output functionality. When power is switched off, this pin is floating and does not disturb the I2C lines. Open-drain

configuration applies to all functions on this pin.

[5]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.

When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 51).

[6]

When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded

(grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

PIO1_5/RTS/

CT32B0_CAP0

[3]

I/O

I; PU

PIO1_5 — General purpose digital input/output pin.

O-

RTS — Request To Send output for UART.

I-

CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.

PIO1_6/RXD/

CT32B0_MAT0

[3]

I/O

I; PU

PIO1_6 — General purpose digital input/output pin.

I-

RXD — Receiver input for UART.

O-

CT32B0_MAT0 — Match output 0 for 32-bit timer 0.

PIO1_7/TXD/

CT32B0_MAT1

[3]

I/O

I; PU

PIO1_7 — General purpose digital input/output pin.

O-

TXD — Transmitter output for UART.

O-

CT32B0_MAT1 — Match output 1 for 32-bit timer 0.

PIO1_8/

CT16B1_CAP0

[3]

I/O

I; PU

PIO1_8 — General purpose digital input/output pin.

I-

CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.

PIO1_9/

CT16B1_MAT0

[3]

I/O

I; PU

PIO1_9 — General purpose digital input/output pin.

O-

CT16B1_MAT0 — Match output 0 for 16-bit timer 1.

VDD

3.3 V supply voltage to the internal regulator and the external rail.

VDDA

3.3 V supply voltage to the ADC. Also used as the ADC reference

voltage.

XTALIN

[6]

Input to the oscillator circuit and internal clock generator circuits.

Input voltage must not exceed 1.8 V.

XTALOUT

[6]

Output from the oscillator amplifier.

VSS

Ground.

VSSA

Analog ground.

Table 7.

LPC1100L series: LPC1112/14 pin description table (TSSOP28 and DIP28 packages) …continued

Symbol

Start

logic

input

Type

Reset

state

[1]

Description

LPC1111FDH20/002 Datasheet(PDF) 28 Page - NXP Semiconductors

LPC1111FDH20/002 Datasheet(HTML) 28 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL