Electronic Components Datasheet Search
  English  ▼

X  

LPC1111FDH20/002 Datasheet(PDF) 94 Page - NXP Semiconductors

Part # LPC1111FDH20/002
Description  microcontroller
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC1111FDH20/002 Datasheet(HTML) 94 Page - NXP Semiconductors

Back Button LPC1111FDH20/002 Datasheet HTML 90Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 91Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 92Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 93Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 94Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 95Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 96Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 97Page - NXP Semiconductors LPC1111FDH20/002 Datasheet HTML 98Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 127 page
background image
LPC111X
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 9.2 — 26 March 2014
94 of 127
NXP Semiconductors
LPC1110/11/12/13/14/15
32-bit ARM Cortex-M0 microcontroller
11.7 SPI interfaces
[1]
Tcy(clk) = (SSPCLKDIV  (1 + SCR)  CPSDVSR) / fmain. The clock cycle time derived from the SPI bit rate Tcy(clk) is a function of the
main clock frequency fmain, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register),
and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).
[2]
Tamb = 40 C to 105 C.
[3]
Tcy(clk) = 12  Tcy(PCLK).
[4]
Tamb = 25 C; for normal voltage supply range: VDD = 3.3 V.
Fig 46. I2C-bus pins clock timing
002aaf425
tf
70 %
30 %
SDA
tf
70 %
30 %
S
70 %
30 %
70 %
30 %
tHD;DAT
SCL
1 / fSCL
70 %
30 %
70 %
30 %
tVD;DAT
tHIGH
tLOW
tSU;DAT
Table 29.
Dynamic characteristics of SPI pins in SPI mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
SPI master (in SPI mode)
Tcy(clk)
clock cycle time
full-duplex mode
[1]
50
-
-
ns
when only transmitting [1]
40
ns
tDS
data set-up time
in SPI mode
2.4 V
 V
DD  3.6 V
[2]
15
-
-
ns
2.0 V
 V
DD < 2.4 V
[2]
20
ns
1.8 V
 V
DD < 2.0 V
[2]
24
-
-
ns
tDH
data hold time
in SPI mode
[2]
0-
-
ns
tv(Q)
data output valid time in SPI mode
[2]
--
10
ns
th(Q)
data output hold time in SPI mode
[2]
0-
-
ns
SPI slave (in SPI mode)
Tcy(PCLK)
PCLK cycle time
20
-
-
ns
tDS
data set-up time
in SPI mode
[3][4]
0-
-
ns
tDH
data hold time
in SPI mode
[3][4]
3
 T
cy(PCLK) + 4
-
-
ns
tv(Q)
data output valid time in SPI mode
[3][4]
--
3
 T
cy(PCLK) + 11
ns
th(Q)
data output hold time in SPI mode
[3][4]
--
2
 T
cy(PCLK) + 5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com