HD404374FT datasheet(35/161 Pages) RENESAS

35 / 161 page

HD404374/HD404384/HD404389/HD404082/HD404084 Series

Rev.5.00, Sep.11.2003, page 35 of 161

Interrupts

There are a total of seven interrupt sources, comprising wakeup input (WU

0), external interrupts (INT0),

timer/counter (timer A, timer B, timer C) interrupts, a serial interface interrupt, and an A/D converter

interrupt.

Each interrupt source is provided with an interrupt request flag, interrupt mask, and vector address, used for

storing and controlling interrupt requests. In addition, an interrupt enable flag is provided to control

interrupts as a whole.

Of the interrupt sources, the A/D converter and serial interface share the same vector address. Software

must therefore determine which of the interrupt sources is requesting an interrupt at the start of interrupt

handling.

Interrupt control bits and interrupt handling:

The interrupt control bits are mapped onto RAM addresses $000 to $003 and $023, and can be accessed by

RAM bit manipulation instructions. However, the interrupt request flags (IF) cannot be set by software.

When the MCU is reset, the interrupt enable flag (IE) and interrupt request flags (IF) are initialized to 0,

and the interrupt masks (IM) are initialized to 1.

Figure 8 shows a block diagram of the interrupt control circuit, table 2 shows interrupt priorities and vector

addresses, and table 3 lists the conditions for executing interrupt handling for each of the nine kinds of

interrupt source. When the interrupt request flag is set to 1 and the interrupt mask is cleared to 0, an

interrupt is requested. If the interrupt enable flag is set to 1 at this time, interrupt handling is started. The

vector address corresponding to the interrupt source is generated by the priority control circuit.

The interrupt handling sequence is shown in figure 9, and the interrupt handling flowchart in figure 10.

When an interrupt is accepted, execution of the previous instruction is completed in the first cycle. In the

second cycle, the interrupt enable flag (IE) is reset. In the second and third cycles, the contents of the carry

flag, status flag, and program counter are saved on the stack. In the third cycle, a jump is made to the

vector address and instruction execution is resumed from that address.

In each vector address area, a JMPL instruction should be written that branches to the start address of the

interrupt routine. In the interrupt routine, the interrupt request flag that caused interrupt handling must be

reset by software.

Table 2

Vector Addresses and Interrupt Priorities

Interrupt Source

Priority

Vector Address

RESET

—

$0000

$0002

INT

$0004

Timer A

$0008

Timer B

$000A

Timer C

$000C

Serial interface, A/D converter

$000E

HD404374FT Datasheet(PDF) 35 Page - Renesas Technology Corp

HD404374FT Datasheet(HTML) 35 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL