7512 datasheet(6/87 Pages) RENESAS

6 / 87 page

Feb 18, 2005

page 6 of 85

REJ03B0122-0101

7512 Group

Table 3 Push and pop instructions of accumulator or processor status register

Accumulator

Processor status register

Push instruction to stack

PHA

PHP

Pop instruction from stack

PLA

PLP

Fig. 5 Register push and pop at interrupt generation and subroutine call

Note: Condition for acceptance of an interrupt

Interrupt enable flag is “1”

Execute JSR

On-going Routine

M (S)(PCH)

(S)

(S) – 1

M (S)(PCL)

Execute RTS

(PCL)M (S)

(S)

(S)– 1

(S)

(S) + 1

(S)

(S) + 1

(PCH)M (S)

Subroutine

POP return

address from stack

Push return address

on stack

M (S)(PS)

Execute RTI

(PS)M (S)

(S)

(S) – 1

(S)

(S) + 1

Interrupt

Service Routine

POP contents of

processor status

M (S)(PCH)

(S)

(S) – 1

M (S)(PCL)

(S)

(S) – 1

(PCL)M (S)

(S)

(S) + 1

(S)

(S) + 1

(PCH)M (S)

POP return

address

from stack

I Flag is set from “0” to “1”

Fetch the jump vector

Push return address

on stack

Push contents of processor

status register on stack

Interrupt request

(Note)

Interrupt disable flag is “0”

7512 Datasheet(PDF) 6 Page - Renesas Technology Corp

7512 Datasheet(HTML) 6 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

Datasheet Download

Link URL